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Modern day automation and robotics use typically several 
small processors to do tasks that could, theoretically, be 
done by a single, much more powerful and expensive computer. 
However, many I/0 devices, such as sensors on a robot arm, 
require constant attention by their controlling processors. 
Such systems are often better served by a network of smaller 
processors than by one large processor. A single processor 
might waste too much time polling a large number of 1/0 
devices, or some particular device may require attention 
while the processor is servicing another. Fault tolerance is 
easier to secure with a multiprocessing network. 
Consequently, networking of computers has become an important 
field within computer engineering. 
The motivation for building the ADSL 3-D network lies in 
the need to orchestrate the activities of a large number of 
1 
I/0 devices for a future robot. The traditional method of 
having a master processor coordinating the activities of 
several slave processors succumbs to the same problems as the 
single processor system when the number of slaves gets large. 
The master slave approach is limited by the power of the 
master processor. The 3-D network is not hierarchical, and 
although it could be programmed to have a hierarchy, it was 
designed to explore the possibilities of nonhierarchical 
microcomputer control systems. 
Unlike the multiprocessing systems with crossbar 
switches, the 3-D network can be expanded indefinitely 
without the increased complexity and decreased performance of 
huge crossbar switches. 
The processors in the 3-D network interact with each 
other and with the outer world through several shared storage 
spaces. See the block diagram <Fig. 1.1>. I/0 devices may 
be storage mapped into these shared storage spaces quite 
easily. The shared storage modules are so fast <100 ns 
access time> that the six processors sharing the storage can 
run asynchronously at 6 ~ without ever waiting more than 








BLOCK DIAGRAM OF THE 3-D NETWORK 
0 2 SHARED SIX-PORT STORAGE 




OVERVIEW OF ARCHITECTURE 
The ADSL 3-D network has three types of pc boards as its 
building blocks. They are: 
1> The Processor board <Edge board) 
This board has an Intel 8751 microcontroller 
with its own 6 MH% crystal plus 8K of 
integrated RAM <Random Access Memory>. There 
are also buffers and logic for accessing the 
shared storage modules through edge connectors 
at the ends of the board. 
2> Shared Storage/Arbitrator board <Node storage> 
This board has 2K of Static RAM, but 161< of 
address space. The extra space is for storage 
mapped I/0 devices. A simple arbitration 
circuit handles the separate request and 
acknowledge lines from up to 6 processor 
cards. 
3) The Node Bus board 
This board interconnects up to 6 processor 
cards with a shared storage board. It has 6 40 
pin edge connectors which accept the processor 
cards and a 50 pin connector for the storage 
board. 
The three types of boards plug into each other to form a 
lattice structure <see Fig. 2.1>. The bus card/shared 
storage card combination becomes a node in the resulting 
simple cubic crystal analogy. The processor cards become the 
edges and will be referred to as such throughout this thesis. 
The boards are self-supporting, 
rigidity and security. 
but the enclosure adds 
Power is supplied to the network at any node in the form 
of 7.5 Vdc. The edge and storage boards have their own 5 V 
regulators, so problems with power line noise coupling are 
eliminated <lSOdB ripple rejection>. A single global reset 
line is also bussed around the entire network. All other 
signals are confined to their respective nodes and/or edges. 
For instance, the two 8751 external interrupts are used to 
furnish a local interrupt feature where an interrupt line is 
shared by all processors on a node. 
The node storage access protocol could not be simpler. 
For each of the six "ports" of a node storage, there is a 
separate pair of bus request and acknowledge signals. These 
behave just as you might guess <See Fig. 2.2>. All 
5 
The Lattice Structure 
Node Bus Board Intellec Interface Board 
Shared Storage/Arbitrator Board Edge Board 
FISURE 2.1 






\ _________________________________ / 
I< -----Tw----->I 
, ___________________ / 
l<------Ta--------->1 
REQUESTING -------------------PROCESSOR~s -----------------/ ENABLED '-----------NODE BUS DRIVERS \ I 
Ta: Time for node Access by requesting processor 
Tw: Time spent Waiting for access 
FIGURE 2.2 
NODE STORAGE ACCESS PROTOCOL 
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signals related to node storage accessing are enabled by the 
acknowledge line which is driven by the arbitration circuit 
on the shared storage board in response to requests. 
No provisions have been made against the possibility of 
one processor overwriting another's data in the shared 
storage space. This has been left up to the user software. 
A great many variations of a · mailbox scheme where the 
processors are restricted to writing only into certain 
locations of the node storage could be used~ if so desired. 
An important tool to interact with the system is the 
Intellec int@rface board. This board allows the user to 
access a node with an Intel Intellec development system. It 
adapts the protocol of the UPP port of the Intellec to the 
protocol used by the other processors in the 3-0 network. 
Interrupts can also be handled by the interface. A couple of 
useful programs were developed that run on the Intellec for 
use with the interface. They are discussed in Chapter 4. 
There is also an operating syst@m written by Peter Lee 
which uses the upper 16 byt@s of the node RAM to transfer 
data and commands. 
EPROM in the 8751. 
The program takes up most of the 4K of 
It uses the interrupt vectors; therefore~ 
users are at present unable to utiliZ@ the interrupts e>:cept 
through the operating system. 
4. 
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This is discussed in Chapter 
CHAPTER 3 
HARDWARE 
Printed circuit boards have been prepared for the three 
basic network 
storageiarbitrator, 
components: the edges, 
and node bus boards. The 
shared 
shared 
storage/arbitrator and node bus boards can be fabricated with 
a basic photolithography and etch procedure. The edge 
boards, however, require many plated-through holes. 
Nutronics, a Springfield based company with the facilities to 
make printed circuit boards with plated-through holes, 
produced the edge boards from layouts prepared by Ken 
McMillan. Details of the assembly procedure are given in 
Appendix A. This chapter concerns itself with the method of 
operation of each board in the network, 
Intellec/3-0 network interface. 
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including the 
3.1 PROCESSOR <EDGE> BOARD 
The hearts <brains?> of the edge boards are Intel 8751 
single chip 8 bit microcomputers. An Intel 2186 integrated 
RAM is used by the 8751 for both data and program RAM. The 
two shared storage modules which a normally operated edge 
board plugs into are storage mapped into the data RAM space 
with the help of some buffers and timing circuitry. The 
schematic is included as Fig. 3.1. The key to components is 
shown in Table 3.1. 
3.1.1 The Intel 8751 
This •arvelous piece of silicon is used with a 6 MH~ 
crystal in the network. It executes 500,000 machine cycles 
every second. Although not all instructions are completed in 
a single machine cycle, most are. 
An extensive instruction set allows a user to manipulate 
its four bi-directional I/0 ports in almost any imaginable 
fashion. Port 0 serves as the low order address and data bus 
for external storage accesses. Similarly, port 2 serves as 
the high order address bus for external storage accesses. 
Port 3 is also used as more than just an I/0 port. The 











RXD <SERIAL INPUT PORT> 
TXD <SERIAL OUTPUT PORT> 
INTO/ <EXTERNAL INTERRUPT> 
INT1/ <EXTERNAL INTERRUPT> 
TO <TIMER/COUNTER 0 INPUT> 
Tl <TIMER/COUNTER 1 INPUT> 
WR/ <EXTERNAL DATA MEMORY WRITE STROBE> 
RD/ <EXTERNAL DATA MEMORY READ STROBE> 
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TRIPLE 3-INPUT NOR 
DUAL D FLIP-FLOP 
QUADRUPLE 2-INPUT NOR 
QUADRUPLE 2-INPUT NAND 
DUAL MONOSTABLE MULTIVIBRATOR 
OCTAL D FLIP-FLOPS 
OCTAL D-LATCHES 
OCTAL 0 FLIP-FLOPS 
OCTAL 0-LATCHES 
OCTAL 0 FLIP-FLOPS 
OCTAL BUS TRANCEIVERS 
OCTAL 0 FLIP-FLOPS 
MICROPROCESSOR 
QUADRUPLE 2-INPUT NOR 
















Note in the table above that the 8751 has a serial port 
and two timer/counters. For on chip storage the 8751 has 4K 
x 8 of EPROM occupying the first 4096 bytes of program 
storage space. Also included on chip is a 128 byte scratch 
pad RAM. A block diagram is included as Fig. 3.2. 
3.1.2 The integrated RAM 
An Intel 2186 8K x 8 integrated RAM (iRAM> is enabled 
when the ALE goes low for program and data storage accesses 
with addresses from 4000H to 5FFFH. The name "integrated 
RAM" applies to this chip because the refresh circuitry 
(external for dynamic RAM> has been integrated onto a dynamic 
RAM chip. Every few milliseconds the access time~ normally 
250 ns, increases to 675 ns because the chip must refresh the 
charge <or lack of charge> stored in each storage cell. With 
64K storage cells, the refresh circuitry cannot always get 
its job done in between storage accesses, though it often 
will. See Fig. 3.3 for timing diagrams of storage accesses 
both with and without the 2186 refresh cycles. 
An 8751 running at 6 MHz cannot wait around for 675 ns 
on an instruction fetch. Rather than slow the clock speed 
down to a safe 5.1 MHz, the ready signal from the 2186 iRAM 
was connected to one side of the crystal oscillator of the 
8751. The open drain output of the ready pin effectively 
stops the 8751 clock for about 2 clock periods during the 
occasional refresh cycle. This scheme slows the 8751 down by 
a negligible amount <2 clock periods every 2 milliseconds or 
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iRAM INSTRUCTION FETCH TIMING DIAGRAM 
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time in the worst possible situation. PSEN/ and RD/ from the 
8751 were ANDed together with a NAND followed by an inverter 
so that the iRAM could be used as both program and data RAM. 
3.1.3 Node Access Circuitry 
Most of the pc board area of an edge board is devoted to 
the buffers and logic required to access the two nearest node 
storage modules. This circuitry allows the nodes to be 
accessed with MOVX ~DPTR,A or MOVX A,~DPTR instructions. See 
Fig. 3.1. 
A node access is signaled by P2.7 going high (see Figs. 
3.4 and 3.5>. This is why zeros should be written to port 2 
as soon as possible in a user program. The subsequent WR/ of 
RD/ signal going low clocks a D flip-flop <E3 pin 3> whose 
state then becomes 1 during a node access. That D flip-flop 
then clocks its on-chip twin whose state becomes equal to 
P2.6~ indicating whether it is to be a left or a right node 
access. The appropriate node request signal is pulled low by 
one of the NAND gates <E5> whose output is derived from the 
states of the two D flip-flops. 
If the access is a write~ the WR/ signal, inverted by a 
NOR, latches the data on PO into both the 74LS373 octal 
latches. An S-R latch saves the information on whether this 
is a read or a write by generating the signals SWR and SRD. 
Nothing else happens until the acknowledge signal is 
received from the node storage. The acknowledge signals from 
both sides are inverted twice for buffering. The buffered 















\ _______ / addre5s \ 
-------------' , _________________________ / 
\ _______ / data \ 
_____________ / , __________________________ / 
FIGURE 3.4 













ADDR lines \ _______ / address \ 
-------------' '-------------------------' 
DATA lines \ _______________ / valid '------------
-------------' '-~~1~----' 
FIGURE 3.5 
NODE READ TIMING DIAGRAM 
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as the drivers for WR/ and OE/ on the node. The inverted 
ACK/ signals are each NANDed with SWR and sent to OE/ of the 
appropriate node data line drivers to put data to be written 
onto the node bus in the case of a write. 
A NAND of the buffered ACK/ signals starts the chain of 
edge triggered ••one shots•• (74LS221s>. The first ensures 
proper address (and data for a write> setup time. The second 
provides the proper WR/ pulse width to the node storage in 
the case of a write, or clocks the data off the node bus with 
its trailing edge in the case of a read. When the third ••one 
shot•• has provided a sufficient hold time, it toggles the D 
flip-flop to the state which indicates there is not a node 
access in progress, thus releasing the node request line. 
The node arbitrator will soon take back its acknowledgement 
which disables all output drivers that might be driving the 
node bus. 
Since the node bus is requested at the end of the RD/ or 
WR/ pulses, there is no way the data could be ready then for 
a node storage read. However, the data will be waiting in 
E13 or ElS to be enabled by the ALE NANDed with the left or 
right indicating D flip-flop signals which remain in the 
correct state from the last access. Simply reading port 0 
after a MOVX A,~DPTR will get the data addressed by the data 
pointer. 
The system is then ready for another node access. 
The critical reader may have noticed that a short <~ 40 
ns> request pulse might be sent to the wrong node during a 
node access. This is caused by the propagation delay for the 
19 
D flip-flop responsible for indicating which node is to be 
accessed. Since the D flip-flop is clocked by the same 
5ignal that enables the - request outputs, a pulse may be sent 
to the wrong node. The resulting acknowledge pulse will not 
cause a write to the wrong node because the input to the 
first "one shot" i5 also the clear for the 5econd "one shot." 
The WR/ 5ignal will not go low. Therefore, a pulse of less 
than the propagation delay of a "one shot" (35 ns> plus the 
first "one shot~s" pulse width (30 ns> will not do any harm. 
3.2 SHARED STORAGE/ARBITRATOR BOARD 
The arbitration logic and the storage <RAM> chip on this 
board can be treated 5eparately here because they share only 
the power regulator and the pc board on which they are 
mounted. This can be seen in Fig 3.6, the schematic. The 
key to components is given in Table 3.2. The arbitrator 
allows only one acknowledge to be issued at a time to 
processors requesting the node bus. The 5torage chip knows 
nothing about who ha5 the bus at a particular time. 
To convey a very rough, but significant picture of the 
activity in the network, an interrupt light was added. The 
LED will light up when the interrupt line is active <low>. 
3.2.1 The Static RAM 
Unlike dynamic or integrated RAMs, a static RAM has no 
refresh cycle. The static RAM used in the network is pin 
compatible with standard 2716 EPROMs. It is interchangeable 
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SHARED ARBITRATOR/ARBITRATOR BOARD 
KEY TO COMPONENTS 
IYE.'5 E!J~~I1Q~ 
74LS04 HEX INVERTERS 
74LS11 TRIPLE 3-INPUT NANOS 
74LS279 QUAD 5/-R/ LATCHES 
74LS148 8 TO 3 OCTAL PRIORITY 
74LS138 3 TO 8 DECODER 
Tl'11'12016 2K x 8 STATIC RAM 
or HM6116 
7aos Sv REGULATOR 
~eee~.!IQB§ ~flb.!J5 










volatile and the PROG pin is a write enable pin for changing 
data locations. The storage chips go by many part numbers. 
Currently, Hitachi 6116s and Toshiba 2016s are being used. 
See Table 3.2. Note that the MSB of the 14 bit address is 
the chip enable <CE/) for the static RAM. Thus, the upper 8K 
of address space is available for other devices (e.g., I/0). 
Since All and A12 are not used by the 21< static RAMs, 
addresses from 0 to 7FFH are equivalent to those from 800H to 
FFFH, lOOOH to 17FFH, and 1800H to lFFFH. In other words, 
the lower 8K of address space is currently the 2K static RAM 
wrapped around four times. The board was laid out to accept 
8K static RAMs. The industry will no doubt make such chips 
more available in the near future. A few minor changes must 
be made to the board to accommodate the 2K static RAMs. 
These are described in Appendi>: A. 
3.2.2 Arbitration Logic 







use the static 
of priorities 




system was dictated by the ease of printed circuit board 
layout. The highest priority request input <MRO> is unused, 
but available to future users (e.g., external access to probe 
the storage contents>. 
When there are no requests pending, the arbitrator gives 
first-come-first-serve arbitration. In the case of a tie, 
the request with the lowest number in Fig. 3.6 gets the 
23 
acknowledgement and access to the storage. The other one and 
any requests that arrived during the granted access are given 
access in numerical order following the current user, then 
wrapping around until all requests are satisfied. 
The idle <no requests> state of the S/-R/ latches is the 
high pseudo-stable state with both inputs active <low). The 
first request to arrive, say, on request line 3 <MR31>, 
releases S/, and the latch goes low because R/ is still 
active <low). The priority encoder <74LS148> responds to an 
active (low) input, not only by sending the (complemented) 
input number to the decoder <74LS138> but by raising its 
enable output pin <EO> to the high state. This action 
enables the decoder's output which sends the appropriate 
acknowledge signal to the requesting edge <MA3>. The 
encoder's enable output signal going high also forces R/ of 
all the S/-R/ latches above and including the request source 
<0,1,2,&3> high. Until the access is completed <MR3 
released>, there is no way for those latches to change 
states. 
The R/ input of the next S/-R/ latch is held low because 
the output of the requesting processor ' s latch is fed into 
the AND gate of that next latch. The succeeding R/ inputs 
are held low by the chaining of the outputs of each AND gate 
to the next AND's input. Therefore, these latches will 
respond to requests by going low. The priority encoder does 
not care about these low priority inputs until all the 
requests above them are released. One by one the requests 
are acknowledged. When number 6 is satisfied, the encoder 
24 
output enable <EO> goes low. Now, MRO/ has its chance to be 
serviced. The outputs of all S/-R/ flip-flops with requests 
pending, will go low as soon as EO goes low. The process of 
serving the lowest numbered request then proceeds as 
described above. If there are no requests pending the 
arbitrator returns to its initial state, all S/-R/ latch 
outputs high , encoder and decoder outputs disabled. 
The curious reader may have found the following case 
NOrri some. When a higher priority request is activated 
b~ore the enable output signal from the encoder can shut out 
all other requests, a glitch may appear on the first 
processor~s acknowledge line. This can happen when a high 
priority request lags a lower priority request by less than 
about 40 ns. The result is a short (less than 40 ns) 
acknONledge.ent sent on the lower priority line, followed by 
the higher priority acknowledgement. As discussed in the 
last paragraph of section 3.1.3, such short ACK/ pulses are 
no problea. 
3. 3 NJDE BUS BOARD 
The node bus boards have no silicon on them. Their role 
in the operation of the network is passive yet essential. 
Each node bus board has 7 edge connectors in order to 
interconnect up to 6 edge boards with a shared storage board. 
There is not much to discuss about this board. 
Conductors are uninteresting, 
be interesting. See Fig. 3.7. 
connectors are listed in 
25 
but the pattern they form may 
The pin-outs of the 40 pin 








EDGE BOARD CONNECTOR PIN-OUTS 
E!.~ E!::l~~I!.Q~ E!.~ E!::l~~I!.Q~ 
1 GND 2 GND 
3 RST/ 4 INTI 
5 AO 6 00 
7 Al 8 Dl 
9 A2 10 02 
11 A3 12 03 
13 A4 14 D4 
15 A5 16 D5 
17 A6 18 06 
19 A7 20 07 
21 A8 22 A9 
23 A10 24 All 
25 A12 26 A13 
27 WE 28 OE 
29 unde-f 30 unde-f 
31 unde-f 32 undef 
33 MR/ 34 MA/ 
35 undef 36 undef 
37 undef 38 undef 
39 Vee 40 Vee 
27 
storage/arbitrator connector pin-outs are listed in Table 
3.4. 
3. 4 INTELLEC INTERFACE BOARD 
The Intellec inter~ace board does the conversion from 
one data transfer protocol to another. It •akes the Intellec 
seem like just another processor from the network~s point of 
view. The interface also makes the network appear as a PROM 
programmer to the Intellec. Although both the Intellec and 
3-D network protocols are simple~ they are very different. 
The Universal PROM Programmer <UPP> port on the back of the 
Intellec is the only bidirectional parallel I/0 port on the 
Intellec. Therefore~ it was the clear choice for 
communicating with the 3-D network. Table 3.5 shows the UPP 
port pin-out along with the corresponding pins on the 
interface board connector. 




a data byte~ 
byte. Figures 
writing a data byte~ and 
3.8 through 3.10 show the 
reading a 
UPP port 
for each transaction with timing diagrams. The 
Intellecs have a Parallel Input Output <PIO> processor 
dedicated to handling the parallel I/0 ports. The easiest 
way to use the PIO is to use routines in the ISIS system 
1 i brary. They are called UO for Universal PROM programmer 
output routine~ UI for the input routine~ and UPPS for the 
routine that fetches a status byte from the PROM programmer. 
A detailed description can be found in the ISIS-II USER ~ s 
GUIDE (2J available in ADSL. 
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TABLE 3.4 
SHARED STORAGE/ARBITRATOR CONNECTOR PIN-OUTS 
E.!~ E.!:!~~I.!Q~ E.!tl E.!:!~~I.!Q~ 
1 GND 2 GND 
3 RST/ 4 undef 
5 AO b DO 
7 Al 8 01 
9 A2 10 02 
11 A3 12 03 
13 A4 14 04 
15 AS lo 05 
17 Ao 18 Db 
19 A7 20 07 
21 AS 22 A9 
23 AlO 24 All 
25 A12 26 A13 
27 WE 28 OE 
29 undef 30 undef 
31 undef 32 undef 
33 undef 34 undef 
35 1'1R3 36 I'1A3 
37 1'1Rl 38 MAl 
39 1'1R2 40 1'1A2 
41 MRO 42 MAO 
43 1'1R4 44 1'1A4 
45 MRS 46 MAS 
47 undef 48 undef 
49 Vee 50 Vee 
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PPACK/ PROM Programmer Acknowledge 
PPRC1/ PROM Prgmr Read Control 1 
PPRCO/ PROM Prgmr Read Control 2 
PRD7/ PROM Read Data bit 7 
PRD6/ PROM Read Data bit 6 
PRD5/ PROM Read Data bit 5 
PRD4/ PROM Read Data bit 4 
PRD3/ PROM Read Data bit 3 
PRD2/ PROM Read Data bit 2 
PRD1/ PROM Read Data bit 1 
PRDO/ PROM Read Data bit 0 
GND Ground 
INIT/ INITialize 
PWD7/ PROM Write Data bit 7 
PWD6/ PROM Write Data bit 6 
PWD5/ PROM Write Data bit 5 
PWD4/ PROM Write Data bit 4 
PWD3/ PROM Write Data bit 3 
PWD2/ PROM Write Data bit 2 
PWD1/ PROM Write Data bit 1 
PWDO/ PROM Write Data bit 0 
PPWC2/ PROM Prgmr Write Control 2 
PPWC1/ PROM Prgmr Write Control 1 
PPWCO/ PROM Prgmr Write Control 0 
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PPWC2/ , ___ 1 
PPWCl/ \ I 
PPRCO/ , ____________ / 
PPACK/ , _______ / 
PWD/ line5 ____ /hi \ _________ /low\ ____________________________ _ 
\gQ.~/ 
PRD/ lines-------------------------------------1 valid \ 
, __ !;!~~~---/ 
FIGURE 3.8 
INTERFACE READ TIMING DIAGRAM 
UI - storage read 
31 
PPWC2/ \ I 
PPWCl/ \ I 
PPWCO/ \ I 
PPACK/ 




INTERFACE WRITE TIMING DIAGRAM 





PPRCl/ \ _________ / 
____ ..... _____ _ 







INTERFACE STATUS READ TIMING DIAGRAM 
UPPS status read 
3.4.1 Data Read and Write Scenario 
Refer to Figure 3.11, the schematic, for the discussion 
to follow. The key to components is in Table 3.6. The lower 
address byte for data to be read or written is put on the 
PWD/ lines (active low>. PPWC2/ is clocked low for about 100 
ns while the byte is valid. Similarly, the second byte of 
the address is clocked by PPWCl/ off the PWD/ lines. Since 
the UPP port signals are active low and the 3-D network 
signals are active high, inverters were placed on all the 
data paths. The inversion could have been accomplished with 
software, but it seemed worthwhile to do it with hardwa~e for 
the sake of future users. 
After the address has been clocked into the buffer 
registers, PPWCO/ clocks data to be written into an octal 
latch (74LS373> or PPRCO/ goes low, meaning that data to be 
read can now be accepted. PPWCO/ and PPRCO/ are NANDed so 
either of them going low clocks a one into a D flip-flop 
<IC2>. An open collector inverter connected to the flip-flop 
output then pulls the request line low. 
Similar to the edge board circuit, the acknowledge 
signal enable5 the address drivers and, i f i t i s a wr i t e, i t 
enables the data drivers. At the same time a chain of three 
mono5table multivibrators i5 started, just as on the edge 
boards. The first "one shot" provides a short 5etup time. 
The second enable5 the WR/ and OE/ signal5 and clocks the 
data off the PRD/ lines into a buffer. The third "one shot" 






~"'" l"'tl' Af1!:'J 
f''V 1 t ~~, .. I (I 
-·~'{(fN'NY.l ;:;p m A ••LJ 




uT ~ ,... 
h 
~ ,., 
1_ .. , l-" -f.~~-~-- f;,, k ' I I ~" ,F.!4f -~? ·~ ' - ·-~·I i I .I ' j')L.U."·~·l : .. ) 1_. -· "I ' ~- . , , --" .,..__, " p· ,'i' 
jl__ - J_ '~ - """"""-'V. . 




,.""'' C" •, 
• 
·-·- ···--
I F= F= - . F'"·'·IC' 
n n-n -- n n nun n • • ~c::;:Jllj H-·~ 
- - ·- · ·- ---
""'""*'" 01' tu.neoea V,, 1 Y,. ADVANCED IMGITAI. ITnl .. LM 











































KEY TO COMPONENTS 
QUADRUPLE 2-INPUT NAND 
DUAL D-FLIP FLOP 
OCTAL D-FLIP FLOP 
OCTAL D-FLIP FLOP 
QUADRUPLE 2-INPUT NAND <o.c.> 
HEX INVERTERS 




DUAL MONOSTABLE MULTIVIBRATOR 
DUAL MONOSTABLE MULTIVIBRATOR 
HEX BUS DRIVERS 
OCTAL D-FLIP FLOP 
5v REGULATOR 
<o.c. • OPEN COLLECTOR OUTPUT> 
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above, thus releasing the request line. 
In the case of a read, the Intellec accepts the data 
upon receipt of an active PPACI</ signal. A zero is clocked 
into a D flip-flop <IC2> by the last "one shot" if it is a 
read. The output is ANDed with PPRC1/ to generate PPACJ</. 
The flip-flop is preset except during a data read. 
3.4.2 Interrupt Handling 
The node interrupt line can be pulled low by setting A15 
during a node access. It can be released by setting A14 
during an access. Those two bits go to an S-R latch after 
being clocked into IC3. An open collector inverter drives 
the INTR/ line. 
The nodes have only 14 address lines, but the Intellec 
delivers 16 address bits. The 2 most significant bits are 
not wasted. They go to the inputs of an S/-R/ latch whose 
state determines whether or not the interrupt is pulled low 
by the open collector inverter. Setting A15 (address line 
15> during a node access <usually a read> interrupts a node, 
and setting A14 during an access releases it. NOTE: on power 
up, the interrupt may be pulled low, so always release it 
with software. 
The UPP port was designed with provisions for two status 
bytes. The device status byte is intended to be on the PRD/ 
lines when PPRCO/ and PPRC1/ are not active. The PIO uses 
bit *1 to tell when the PROM programmer is present. This is 
why PRD1/ has its inverter on the Intellec side of the buffer 
and the other lines do not. The PROM programmer operation 
37 
A 
status byte is requested by the Intellec with PPRCl/ going 
low. It takes the data on the PRD/ lines when PPACK is 
activated as the status byte. The interface board simply 
activates PPACK/ whenever PPRCl/ is active with a NAND <ICl 
pin 8> and an inverter. The two status bytes are, therefore, 
the same from the interface. The least significant bit of 
these status bytes was chosen to indicate the status of the 
node interrupt line. The user program must poll the status 
byte using the UPPS routine and checking the LSB to determine 
whether or not the interrupt is active. 
3.5 I/0 POSSIBILITIES 
There are several ways to get information in and out of 
the network. The simplest method is to storage map the 
device into the upper 8K of a node~s storage space. Since 
the node~s static RAM is disabled for these addresses, the 
hardware must recognize such addresses, then obey the node 
access protocol as if it were the static RAM. See Figs. 3.4 
and 3.5. You can use a ribbon cable with a 40 conductor pc 
board on the end that can plug into any unused edge connector 
on any node. 
The second method recommended is for cases wherein the 
I/0 device needs a processor. Then it would be wise to 
choose the 8751 as the processor and use circuitry similar if 
not identical to the node access circuitry on the edge 
boards. This would allow the I/0 processor to be a part of 





If that ~eems like too much work, for .your application, 
and a dedicated processor is still required, the port ones of 
the network~s 8751s are unused as are the serial ports. It 
is possible to bring these signals out of the network and 
onto your board with a cable. This would be useful for 
getting information to and from an internal edge (i.e., an 
edge whose nodes do not lie on the periphery of the network). 
Another way to get information in and out of internal nodes 
and edges is to drill out the holes in the bottom two rows of 
pads on the shared storage/arbitrator cards and bring the 
signals out on a ribbon cable. See Figs. A.3 and A.4. You 
can then use either the storage mapping scheme or the extra 
request <MRO/) and acknowledge <MAO/) lines to allow another 





Three useful program5 developed for the 3-D network are 
discu5sed here. Athough more software does exi5t, these are 
the programs believed to be most helpful to future users. The 
fir5t two are designed to run on the Intellec in conjunction 
with the interface board. They are NODMON, a monitor style 
routine for manipulation of a node 7 5 5torage contents, and 
NODTST, a te5t routine for evaluation of the node assemblies. 
The third program, IMOK, runs on the 8751 In Circuit Emulator 
<ICE-51>, an Intellec acce5sory that emulate5 the 8751 
proce5sors. It is al5o a te5t program, but this one 
evaluate5 the edge board5. A ver5ion of IMOK has been 
included in an operating 5ystem <PRLINK>, written by Pete 
Lee, that runs in the EPROM space of the 8751s in the 
network. Unfortunately, the complementary program that would 
run on the Intellec <USLINK> doe5 not work yet. When it 
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becomes operational~ a user will be able to run diagnostic 
routines for each edge, read and write data in any storage 
location, or command a processor to start or stop executing 
instructions at some particular address with an Intellec and 
the interface board. Future users should be aware of the 
existence of this software, but since the whole package is 
not complete yet, I have merely included the source code 
listings in Appendix B with the other program listings. Pete 
Lee~s paper on the operating system is in the Spring 1985 
ADSL report. 
4.1 INTELLEC SOFTWARE 
The software described below uses the Intel Systems 
Implementation Supervisor <ISIS> operating system. The 
programs were written in 8085 assembler language using AEDIT, 
a screen editor. The source code was assembled, linked with 
SYSTEM.LIB (a library of useful subroutines>, and located 
with A command sequence definition file called MAKE.CSD. 
MAk~ is available on the ADSL ethernet, as are all these 
programs, under user name NET3D (no password). To assemble, 
link, and locate a program called PRGM.SRC, just type: 
-SUBMIT :device name:MAKE <PRGM> 
The executable code generated is then called PRGM. The 
routines in SYSTEM.LIB are described in the ISIS USER'S GUIDE 
[2J available in ADSL. 
4.1.1 NODMON 
This program is useful for debugging an individual node 
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or for manually manipulating the state of a particular node 
in the network. The program may be executed from ISIS with 
the following command: 
-:device name:NODMON 
Once running, the program will give the state of the 
interrupt line after each command. 
INTERRUPT LINE IS HIGH 
* 
For example, 
might be printed on the screen upon entering NODMON. 
is the monitor prompt character. The monitor commands are: 
tE 
This <E>xits NODMON and returns control to ISIS. 
tDaaaa,bbbb 
This <D>isplays the contents of the node storage from 
hexadecimal location aaaa through location bbbb in typical 
monitor format. 
tSaaaa 
This is the <S>ubstitute command. When the next key is 
pressed (any key>, the contents of location aaaa hex will be 
displayed. If bb was there, the screen would look like 
tSaaaa,bb-
Now the user has the option of pressing return which 
aborts the command, pressing the comma key which results in 
the display of the next location's data, or entering 
(substituting> a two-he>:di gi t number to be written into 
location aaaa. After entering a number or pressing comma, 
the user automatically has the same three choices as before, 
but with the next location~s contents. 
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*I 
This is the <I>nterrupt command. It obviously tells the 
interface board to pull the interrupt line low. 
*R 
This command <R>eleases the interrupt <assuming the 
interface was pulling the interrupt low to begin with>. 
!•mediately after all these commands, 
the interrupt line is reported. 
except E, the state of 
4.1.2 NODTST 
This program tests the storage locations and the 
interrupt line of the node the interface is plugged into. It 
is essential that each individual node in the network be 
checked out with the program before installation in the 
network. In fact, each port of the nodes should be checked 
with the program. 
NODTST is executed from ISIS in the same manner as 
NODHON, that is, 
-:device name:NODTST 
The program will write data whose values are equal to 
the contents~ respective addresses of the first 256 locations 
in the node storage. Then it will write data equal to the 
address + 1 modulo 256 into the ne>:t 256 locations, data 
equal to the address + 2 modulo 256 into the nex t 256, and so 
on. When the storage is full the program checks what has 
been written. If there was an error, the program stops 
checking storage and displays the location of the failure, 
what it expected to find there, and what it actually found. 
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If the storage is operating correctly, it displays that fact. 
Finally, the program verifies that the interrupt line can be 
pulled both low and high. If all went well the program will 
display: 
MEMORY IS OK 
INTERRUPT LINE WORKS 
WOULD YOU LIKE TO RUN THE TEST PROGRAM AGAIN? <YIN> 
Pressing Y will rerun the program. This saves typing 
when testing several boards. Pressing N returns to ISIS. 
4.2 ICE-51 SOFTWARE 
IMOK is useful for testing out edge boards. It is 
intended for use with the 8751 In Circuit Emulator <ICE-51>. 
It uses a scheme similar to that used in NODTST to test all 
storage locations as data RAM. Then it verifies that the 8K 
x 8 iRAM can be used as program storage. A report is formed 
in the 8751~s internal RAM. The report is in the form of a 
stack in the on chip data RAM pointed to by RO. This stack 
starts at the top of the RAM <7FH> and builds downward. The 
first entry is the first test number. Entri~s are numbered as 
follows: 
1. left node test 
2. right node test 
3. iRAM data storage test 
4. iRAM program storage test 
ICE-51 is invoked with the command: 
-ICE51 
When the prompt <t> appears, the emulation processor may 




Then and only then may the power be applied to the 
IHOK can be executed from ICE-51 after LOADing IMOK.OBJ 
by using a command of the form: 
*GO FROM 0 TILL 19H 
If all tests passed, a DBYTE 7CH TO 7FH command on ICE-
51 will reveal, 
007CH 04 03 02 01 
When a data storage test fails~ the MSB of the test 
nu.ber will be set. The next four entries on the stack 
correspond <in order) to: 
1. data expected in first failed storage location. 
2. data actually found in failed storage location. 
3. upper byte of failed storage location address. 
4. lC*er byte of failed storage location address. 
So, if IMOK expected 01 in location COOl of the right 
node storage, but found FFH there, 
yield: 
0078H 04 03 01 co FF 01 
a DBYTE 78H TO 7FH will 
82 01 
A version of IMOK has been incorporated into the 8751 
operating system and can be executed from the Intellec with 
the interface board. Every edge board should individually 
pass this test before the network is assembled. Then, in 
order to verify that all the edge connectors are making good 





Traditional attitudes toward computer design is a major 
reason why a system such as the 3-D network has not been 
tried before. 
made so far. 
Not many multipart storage systems have been 




have always been designed just for number 
Consequently, 
Multiple Data 




processing units have access to all the main storage. But 
why require access to all storage for all processors? That 
becomes expensive and cumbersome very soon. After all, MIMD 
means m~lt~l~ instruction and m~ltlel~ data streams. Only 2 
processors can share the IBM 370/168 multipart storage and 
only 4 can share the multipart storage modules in the Univac 
1100/90. The traditional alternative to multipart storage is 
the crossbar switch. It is similar to multipart storage 
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systems except that the arbitration logic is external to the 
storage modules and controls the routing of addresses and 
data. According to Hwang and Briggs [ll, a crossbar 
interconnection network of p processors and s~st~~~ge modules 
with address and data path widths of n and k respectively 
will have a design complexity that is roughly p roportional to 
.Ql 
ps(n+k). The design complexity of the 3-D network, however, 
does not change as p and s get large. Identical edges and 
nodes are added to make the network larger. : IF 
Nontraditional 
advantage of the 
applications are requi~d 
s:Gr 
3-D network architecture. 
to take 
Processors 
sharing a node. may be tightly coupled. Distant processors, 
however, can only be loosely coupled because transferred 
~ 
information must pass through the processors ~ between them. 
So, the tendency is toward applications where data are 
simplified (processed) by an amount commensurate with the 
--
distance the data must travel. This should be natural for 
so.e robotics applications. The nonhierarchical coordination 
. VA 
of many sensors and actuators requires even ~ ~ore feedback 
,'/< 
~ ~ -
loops to be realized. In the limit as c coordination 
approaches perfection, the number of informational feedback 
= 
loops must approach at least SA where S and A ~rei~he number 
of sensor and actuator information bits, respectively. Every 
~AA t:::Rf.: 
bit of information from any sensor shou~ ~~U.ple to 
influence the action of any actuator. The 3-D network 
structure can provide a platform on which these types of 




if the network is to "learn" from past 
the bits of information from the sensors 
should, in the limit as learning reaches perfection, be able 
to alter all future actions of any actuator. As time goes 
on, the calculation for a particular actuator~s response 
would get impractically large if a traditional approach were 
used like the use of some previously defined algorithm to 
calculate a response, given all the sensor data to date. 
Such an approach is doomed to failure. 
is 
What I hope to see the network doing in 
to explore a new approach to machine 
the near future 
learning. In 
addition to setting up all possible feedback loops between 
some "inputs" and "outputs," internal loops will be set up 
that will both affect and be affected by the loops that are 
completed through the environment. It is in these internal 
loops that a particular "input" may have an everlasting 
effect on the system. I would not expect to see any 
"intelligent" activity come from the 3-D network with its 
rather modest number of processors. However, the next step in 
that direction is to reach "dynamic stability" in the 
network. 
A dynamically stable 3-D network would respond to 
sensory perturbations from its environment in order to best 
maintain some characteristic "input" pattern<s> on its 
·sensors. The goal will be to program the network without 
using any a priori information about the nature of the 
perturbations it will experience. 
Humankind is able to mass produce identical objects, 
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like sophist1cated integrated circuits. It is also able to 
put together an extremely complicated machine like today•s 
most advanced super computers (e.g., fifth or sixth 
generation). However, humankind falls short of being able to 
program th@5e machines so that they can adapt to unexpected 
situations. 
New architectures like the 3-D network require only 
rudimentary seminal software that will evolve later through 
the operation of the network itself. The need for developing 
complex hardware is not there anymore. Moreover, these 
architectures can take advantage of the mass production of 
large or very large scale integrated circuits to increase the 
number of processors as well as to reduce the overall volume. 
Therefore, it is essential to continue research in this area. 
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APPENDIX A 
HOW TO CONSTRUCT OR EXPAND THE NETWORK 
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HOW TO CONSTRUCT OR EXPAND THE NETWORK 
The first step in constructing or adding to the network 
i.s fabrication of the pc boards. The edge boards can be made 
by: NUTRONICS 
1703 Peoria Rd. 
P.O. Box 1385 
SPRINGFIELD, IL. 62705 
Phone: (217> 544-9821 
The other boards can be made with just about any pc 
board processing facility since they do not require plated-
through holes. The board assembly and installation 
procedures are described below. It is very useful to have a 
completed board nearby when assembling these boards. NOTE: 
Careful visual inspection can save a lot of debugginng time 
especially in the areas on the top that will be covered by 
the IC sockets. 
1. Visually inspect the board. Make patches P1-P15 and fix 
any other errors found. See Figs. A.1 and A.2. 
2. Shear off edge connector sides with corner shear. 
-.:>. Place IC sockets for E1-E21 on board. <Be sure to place 
them on the !Qe side.> Solder on the ~QIIQ~ side. 
4. Place IC E22 <Sv reg.> such that the heat sink side is 
toward board. Solder. Bolt on heat sink. 
5. Place and solder C1-C17, R1-R15, and X1. See Table A.1 
<note polarity on Cl and C2>. 
6. Do not put in jumpers yet. 
7. Insert E1-E18,E20,and E21 into sockets. 
<Be careful of orientation.> 
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I .YEs E.!:J~!;IlQ~ 
74LS04 HEX INVERTERS 
74LS27 TRIPLE 3-INPUT NOR 
74LS74 DUAL D FLIP-FLOP 
74LS02 QUADRUPLE 2-INPUT NOR 
74LSOO QUADRUPLE 2-INPUT NAND 
74LS221 DUAL MONOSTABLE MULTIVIBRATOR 
74LS374 OCTAL D FLIP-FLOPS 
74LS373 OCTAL D-LATCHES 
74LS374 OCTAL D FLIP-FLOPS 
74LS373 OCTAL D-LATCHES 
74LS374 OCTAL D FLIP-FLOPS 
74LS24.5 OCTAL BUS TRANCEIVERS 
74LS374 OCTAL D FLIP-FLOPS 
8751 MICROPROCESSOR 
74LS32 QUADRUPLE 2-INPUT NOR 
2186 8K x 8 INTEGRATED RAM 
7805 5v REGULATOR 
~eEe~!.IQB§ ':!et:!::!s 
C1,C2 4.7uF 





R4 1K (optional> 
R5,R6 lK 
~ret: ':!et:!::!s 
Xl oM Hz 
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Assembly of Shared Storage 
1. Shear off board to size. Use corner shear for card edge 
connector. NOTE: connector width is crucial. 
2. Cut traces in sections Pl, P2, and P3 (see trace 
diagram). Inspect board for other possible defects. 
See Figs. A.3 and A.4 for locations. 
3. Carefully drill all holes using *70 drill for IC sockets, 
*63, *64 for all other holes. NOTE: some pads appear on 
the top side of the card only. 
4. Insert discrete components R1-R12, C1-C7, Ll and 5v 
regulator <AlO>. Solder leads on top and bottom. 
Observe polarity on Cl and C2. See Table A.2. 
5. Fill holes labeled Jl, J5-J14 with solid wire, then 
solder on both sides. 
6. Run jumper~ J2, in solid wire. Solder on both sides. 
7. 
Complete patches P4-P8. 
Insert IC sockets <solder tail> for ICs A1-A19. 
on bottom side. 


























































TRIPLE 3-INPUT NANDS 
QUAD S/-R/ LATCHES 
8 TO 3 OCTAL PRIORITY ENCODER 
3 TO 8 DECODER 









Assembly of Node Bus 
1. Shear off excess board if not already done. 
2. Drill holes using size 63 or 64 bit. 
3. Insert Jl (50 pin wire wrap connector> f~gm !gQ~ 
the side with ADSL printed on it <Fig. A.S>, leaving a 
3/8" gap between the connector and the p.c. board. 
Solder all pins on both sides of the board. 
4. · Insert J2 (40 pin solder tail connector> f~gm ~g!!9ID· 
Solder on top side of board only. 
Solder a short wire from pins 1 & 2 of J2 to ground <see 
Fig. A.5 for location>. 
5. Insert J3 <40 pin solder tail connector) f~gm !9Q• 
Solder on bottom side of board only. Solder a short 
wire from pins 39 & 40 to Vee. 
location.> 
(See Fig. A.5 for 
b. Use Keith's Device on the other 40 pin wire wrap 
connectors to bend all leads 90 degrees. 
a. Insert J4 and J6 on the top side of the board. 
Solder all pads on the bottom side as well as the 
Vee pads on the top. 
b. Use Keith's device to bend "up" the outside row of 
pins on JS and J7 to allow soldering of the inside 
row. 
c. Solder the inside row of pins on the top. You may 
have to bend the pins up more to fit the soldering 
iron through. 
d. Bend the outside pins down and insert them into 
their respective holes one at a time. 
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e. Solder the ground and Vee pins on the bottom and the 
remaining pins on the top side. 
NOTE: Be sure that J4-J7 are parallel to the board 




NODE BOARD CONNECTOR ASSIGNMENTS 
61 
Installation of the Boards 
1. Check out all boards individually or refer to STATUS, a 
file on the ADSL hard disk under user name NET3D <no 
password>, for information on the operating status of all 
boards. Remember to update this file when new boards are 
built or old boards are damaged. 
2. If the enclosure is to be used, please take note of the 
index marks on each component. The bottoms of the walls have 
1 to 4 lines scribed in them. These must correspond to 
similar marks on the sides of the wooden base. Also, the 
word IN is scratched on the inside bottom center of the 
walls. Alignment of the top and the base should be 
maintained too. There are pieces of black tape on the metal 
frame that should line up with similar pieces of tape on the 
top and base. 
3. Clean all contacts with electronic contact cleaner. 
Carefully plug the boards into each other using the Vee lines 
as a guide. It is possible to seriously damage a board by 
plugging it in upside down <i.e., Vee into GND>. Learn to 
identify either the Vee or GND pins on all the boards. 
Note 1: Some of the edge connectors were sheared too 
narrow. Always check that the conductors on a 
card are not contacting two pins of the 
connector it~s plugged into. 
Note 2: The operating system uses a convention where the 
left end of the edge boards is defined as 
positive. If the operating system is to be 
used, all boards on an axis <x,y,or z> must be 
62 
pointed in the same direction. 
4. The interface board. A 26 conductor cable connects the 
interface to the UPP port of an Intellec series II or III. A 
40 conductor cable plugs into the scotchflex connector of 
the interface. The other end of the cable has a pc board on 
it that plugs into any node <note polarity). There are three 
such cables at this time. 
5. Power. There exists a small pc board with a switch, two 
banana jacks, and a regulator on it. Connect a power supply 
with an ammeter to the banana jacks and plug the card into a 
convenient node. The pushbutton serves as a master reset for 
the entire network. 
NOTE: Before plugging in any 8751s, it would be a good 
idea to apply 7.5 Vdc to the network. For a 
cube (12 edges>, the current should be about 5 






ISIS-II 8080/SOBS MACRO ASSEMBLER, V4.J I'()Ill.E 
LOC OBJ Lit£ ~ STATEI'1ENT 
1 ; 
2 ; TO USE THIS PROORA/1, JUST SET UP n£ INTERFACE AND THE rllr£/ 
3 ; ARBITRAT~ TO BE TESTED AND TYPE: 
4 ; -:F9:tllDTST 
5 ; 
b EXTRH UI 
7 EXTRN IXl 
8 EXTRN LfPS 
9 EXTRN CI 
10 EXTRH co 
11 EXTRN EXIT 
8000 12 INTR EOO 8000H 
4000 13 RaiNT EOO 4000H 
OOOA 14 LF EQU OAH 
OOOD 15 CR EOO ODH 
0000 16 ADm EOO OH 
0000 17 DATA EQU OH 
' 18 CSEG 
0000 318602 c 19 START: LXI SP.STKTCP ;SET LP THE STACK 
0003 OEOA 20 LOCP: I'PJI C,LF 
0005 CDOOOO E 21 CPU co 
0008 OEOD 22 I'PJI c.CR 
OOOA CDOOOO E 23 CPU co 
OOODCOOOOO E 24 CALL UPPS 
0010 Eb01 25 ANI 1H 
0012 CAD301 c 2b JZ I NTH I 
0015 C3D901 c 27 ..tP IHTLO 
0018 OE2A 28 POlL: I'PJI C,'t' 
001A CDOOOO E 29 CPU co 
0010 CDOOOO E 30 CAll CI 
0020 FE49 31 CPI 'I' 
0022 CA3COO c 32 JZ INT 
0025 F£52 33 CPI 'R' 
0027 CAAAOO c 34 JZ REl. 
002A FE53 35 CPI 'S' 
002C CASSOO c 3b JZ SUBST 
002F FE44 37 CPI 'D' 
0031 CA1201 c 38 JZ DIS 
0034 FE45 39 CPI 'E' 
0030 CAC101 c 40 JZ EGZIT 
0 0039 C31 900 c 41 JtP PW. 
42 ; 
43 ; 
OOX OE49 44 !NT: I'PJI C,'I' 
003E CDOOOO E 45 CAll co 
0041 110080 46 LXI D,INTR 
65 
ISIS-II 8080/SOSS MACRO ASSEMBLER, V4.1 ltJDllE 
LOC OBJ Lit£ 50.m STAIDENT 
0044 cooooo E 47 CALL 00 
0047 C30300 c 48 .IF L(XJI 
004A OES2 49 REL: MVI C,'R' 
004C cooooo E so CPLL co 
004F 110040 51 LXI D.RELINT 
0052 CDOOOO E 52 CALL 00 
0055 C30300 c 53 .Jfl LOOP 
0058 OE53 · 54 SUBST: MVI C.'S' 
005A CDOOOO E 55 CALL co 
0050 CDB600 c 56 CALL (EMJ1 
0060 65 'Sl ..w H.L 
0061 CDB600 c sa CAlL GE1'tlm 
0064 CDOOOO E 59 CALL CI 
0067 CE2C bO MVI c I I •• 
0069 CDOOOO E 61 CAlL co 
006C CI£400 c 62 SlOOP: CAlL IEDAT 
006F OE2D 63 MVI C,'-' 
0071 CDOOOO E 64 CPLL co 
0074 cooooo E 65 CALL CI 
oon FEOD 66 CPI CR 
0079 CAB401 c 67 JZ RTRN 
007C FE2C 68 CPI I I 
' 007E CAADOO c 69 JZ tEXT 
0081 4F 70 ..w c. A 
0082 47 71 ..w B. A 
0083 CDOOOO E 72 CAlL co 
0086 78 73 l'llV A.B 
0087 FE3A 74 CPI 3AH 
0089 FASEOO c 7S ..tl Jl 
008C 0607 76 SUI 7H 
OCEE EMF n Jt: ~I OFH 
0090 07 78 Rt.C 
0091 07 79 RLC 
0092 07 80 RLC 
0093 07 81 RLC 
0094 47 82 lf)V B. A 
0095 CDOOOO E 83 CAlL CI 
0098 4F 84 ..w C,A 
0099 FE3A 85 CPI 3AH 
0098 FAAOOO c S6 
"' 
J2 
009E 0607 87 SJI 7H 
OOAO E60F 88 J2: ~I OFH 
OOA2 ~ 89 ~ B 
OOA3 47 90 l'llV B,A 
OOA4 CDOOOO E 91 CAlL co 
OOA7 48 92 ..w C,B 
OOA8 54 93 ..w D,H 
OOA9 SO 94 ..w E.L 
c.6 
ISIS-II 8090/8085 l'fACRO ASSEMBLER, V4 .1 11)Dll£ 
LOC OBJ Lit£ Sllm STATEl'ENT 
OOAA COOOOO E 9S cu. 00 
OOAD OE2C 96 NEXT: I'IVI C I I , , 
OOfF CDOOOO E 97 CALl. co 
OOB2 23 98 INX H 
0083 C36COO c 99 ...., SLOOP 
100 ; 
101 ; 
0086 F5 102 OCTNI.JI'!: PUSH PSW HBS TWO CHMACTERS, ASSUI'ES THEY ARE t£X IS, EO«S TH81 
OOB7 CS 103 PUSH B nl£N ~ TilE EQUIVIUNT I IN THE L REGISTER. 
OOBS CDOOOO E 104 cu. CI 
OOBB 4F 105 lt)V C,A 
OOBC CDOOOO E 106 CALl. co 
OOBF 79 107 I1JV A,C 
OOCO FE3A 108 CPI 3AH 
OOC2 Fri:.700 c 109 JP1 SWLL 
oocs Db07 110 SUI 7H 
'XX7 EbOF 111 SI'IALL: !WI OFH 
fXX9 07 112 Rl.C 
OOCA 07 113 Rl.C 
OOCB 07 114 Rl.C 
oocc 07 115 Rl.C 
OOCD 47 116 I'(JV B. A 
OOCE CDOOOO E 117 CALL CI 
0001 4F 118 I'(JV C. A 
0002 CDOOOO E 119 CALL co 
OODS 79 120 I'(JV A,C 
0006 FE3A 121 CPI ~ 
0008 FADOOO c 122 .... LITTLE 
OODB Db07 123 SUI 7H 
0000 EbOF 124 LITTLE: !WI OFH 
OOtF BO 125 ~ B 
OOEO 6F 126 1'1)\1 L,A 
00£1 C1 127 P(f B 
OOE2 F1 128 P(f PSW 
OOE3 C9 129 RET 
130 ; 
131 ; 
00£4 FS 132 OCTDAT: PUSH PSW :PRINTS CONTENTS Cf NOJ:E LOCATION POINTED TO BY tt.. 
OOES CS 133 PUSH B 
OOE6 44 134 1'1)\1 B,H 
OOfJ 40 135 roJ c.L 
OOES COOOOO E 136 cu. UI 
OOEB 47 137 roJ B,A 
OOEC 07 138 Rl.C 
OOED 07 139 RLC 
OOEE 07 140 Rl.C 
OOEF 07 141 Rl.C 
OOFO E60F 142 ANI OFH 
67 
ISIS-II 8090/SOSS MACRO ASSEMELER, V4.1 t!()[lli 
LOC OBJ LINE SCKm STATEMENT 
OOF2 FEOA 143 CPI OAH 
OOF4 FAF900 c 144 .II L2 
OOF7 C007 145 ADI 07H 
OOF9 Cb30 146L2: ADI 30H 
OOFB 4F 147 rllV C,A 
OOFC CDOOOO E 148 CALL co 
OOFF 78 149 rllV A,B 
0100 E60F 150 ANI OFH 
0102 FEOA 151 CPI OAH 
0104 FA0901 c 152 .If L3 
0107 C607 153 ADI 07H 
0109 Cb30 154 L3: ADI 30H 
010B 4F 155 trN C,A 
010C COOOOO E 150 CAlL co 
010F C1 157 P(l) B 
0110 F1' 158 PCf PSW 
0111 C9 159 RET 
160 ; 
161 ; 
0112 (1:44 162 DIS: l'fVI C,'D1 
0114 cooooo E 163 CALL co 
0117 COB600 c 164 CAlL ~ 
OUA 65 165 trN H,L 
0118 COB600 c 166 CAlL GETNttt 
011E E5 167 PUSH H 
OUF CDOOOO E 168 CALL CI 
0122 OL."C 169 l'fVI c I I I I 
0124 cooooo E 170 CALL co 
0127 COB600 c 171 CALL (EtlJI'I 
012A 55 172 trN D,L 
012B COB600 c 173 CfU GEnut 
012E 5D 174 rllV E,L 
012F El 175 PCf H 
0130 OEOA 176 L4: l'fVI C,LF 
0132 cooooo E 1n CALL co 
0135 OEOO 178 l'fVI c.~ 
0137 cooooo E 179 CALL co 
013A C06701 c 180 CALL PRNADR 
0130 0£20 181 l'fVI c,l I 
013F CDOOOO E 182 CALl. co 
0142 CDOOOO E 1S3 CALL co 
0145 CDOOOO E 184 CALL co 
0148 cooooo E 185 CALL co 
0148 CIE400 c 186 L5: CAlL CBDAT 
014E (L?() 187 l'fVI C,' I 
0150 cooooo E 188 CALL co 
0153 7C 189 I'I)V A,H 
0154 BA 190 Clfl 0 
(: ·=· . ._. 
ISIS-II 8080/8085 MACRO ASSa!E.UR, V4.1 tllrut.£ 
LOC OBJ LitE S(XM STATEI'IENT 
0155 FA5D01 c 191 -...t! Lb 
0158 7D 192 ~ A.L 
0159 BB 193 Of> E 
015A CAB401 c 194 JZ RTRN 
0150 23 195 Lb: INX H 
01SE 7D 196 'tf:N A,L 
01SF EbOF 197 tMI OFH 
0161 C24B01 c 198 .MZ LS 
0164 C33001 c 199 .,II) L4 
200 ; 
201 ; 
0167 FS 202 PRNAOO: PUSH PSW ;PRINT ADMESS IN tl. 
0168 cs 203 PUSH B 
0169 7C 204 l'(lV A,H 
016A 07 205 RLC 
OlbB 07 20b f!.C 
01bC 07 207 RLC 
0160 07 20S f!.C 
OlbE EbOF 209 ANI OFH 
0170 FEOA 210 CPI OAH 
0112 FAno1 c 211 ..tf L7 
0175 C607 212 ADI 07H 
o1n Cb30 213 L7: ADI 30H 
0179 4F 214 tllV C. A 
017A CDOOOO E 215 Ctt.L co 
017D 7C 216 ~ A,H 
017E EbOF 217 ANI OFH 
0180 FEOA 218 CPI OAH 
0182 FA8701 c 219 J'! LS 
0185 C607 220 ADI 07H 
0187 Cb30 221 LS: ADI 30H 
0189 4F 222 r.ov C,A 
01SA CDOOOO E 223 CAU co 
0180 7D 224 r.ov A,L 
018E 07 225 Rl..C 
OlSF 07 226 Rl..C 
0190 07 ZZ7 f!.C 
0191 07 228 Rl..C 
0192 EbOF 229 ANI OFH 
0194 FEOA 230 CPI OAH 
0196 FA9B01 c 231 
"" 
L9 
0199 C607 232 ADI 07H 
019B Cb30 233 L9: ADI 30H 
0190 4F 234 tllV C. A 
019E CDOOOO E 235 CALL co 
01A1 7D 23b r.ov A,L 
01A2 EbOF 237 ANI OFH 
01A4 FEOA 238 CPI OAH 
C.9 
ISIS-II 8000/8085 I'IACRO ASSEI'1BlfR, V4.1 1'(1001..£ 
LOC OBJ LINE SOI.J?CE STAID£NT 
01A6 FAAB01 c 239 ..11 LlO 
01A9 CI:IJ7 240 ADI 07H 
OlAB C030 241 uo: ADI 30H 
OlAD 4F 242 I'KlV C. A 
OlAE CDOOOO E 243 CALL co 
0181 Cl 244 pal B 
01B2 Fl 245 POP PSW 
01B3 C9 240 RET 
247 ; 
248 ; 
01B4 OEOD 249 RTRN: rfJI C,CR 
0186 cooooo E 250 CAL.L co 
01B9 OEOA 251 rfJI c.LF 
01BB CDOOOO E 252 CAL.L co 
01BE C30300 c 2S3 .IF LOCP 
2S4 ; 
01Ct OE4S 255 EGZIT: rfJI C, 'E' 
01C3 CDOOOO E 256 CALL co 
OlCb OEOD 2S7 rfJI c.CR 
01CS CDOOOO E 2SS CALL co 
01CB OEOA 259 rfJI C,LF 
01CD CDOOOO E 260 CAL.L co 
0100 CDOOOO E 261 CAL.L EXIT 
262 ; 
01D3 210802 c 263 INTHJ: LXI H. HI 
01D6 C30C01 c 264 ..., SAO< 
01D9 21EA01 c 265 INTLO: LXI H,LO 
OlOC 4E 260 BACK: lt)V C. I'! ;PRINT CHARACTERS POINTED TO BY 1i. ON n£ SCREEN 
OlDD CDOOOO . E 267 CAL.L co 
OlEO 79 268 1'«)\J A.c 
01E1 FEOD 269 CPI CR 
01E3 CA1800 c 270 JZ p(ll 
01E6 23 271 INX H 
01E7 C30C01 c 272 ..IF SAO< 

























CI E 0000 
USER SYPIOOLS 
ADM A 0000 
EGZIT C 01C1 
INTLO C 01D9 
L4 c 0130 
LITTLE C OODD 
RELINT A 4000 
UI E 0000 




C 2n END START 
co E 0000 EXIT E 0000 
BACK c 010C CI E 0000 
EXIT E 0000 GETDAT C OOE 4 
INTR · A 8000 J1 C OOSE 
LS C 014B L6 C OlSD 
LO C OlEA L(O) c 0003 
RmJ c 01B4 SLOOP C 006C 
00 E 0000 lfPS E 0000 
ASSEI1Bl y COtf>I..Ei£' 00 ERRORS 
;STACK SPACE 
UI E 0000 00 
co E 0000 CR 
GETNl.t! C OOB6 HI 
J2 C OOAO L10 
L7 c o1n LS 
t£XT C OOAD POLL 
srw.L C OOC7 START 
71 
E 0000 l.FPS E 0000 
A OOOD DATA A 0000 DIS c 0112 
C 020B INT c 003C I NTH I c 0103 
C 01AB L2 C OOF9 L3 c 0109 
c 0187 L9 c 0198 LF A OOOA 
c 0018 PRNADR C 0167 REl. C 004A 
c 0000 STJ<Tefl C 0286 SUBST c 0058 
ASM80 :F9:nodtst.SRC 








0000 31SC02 C 
0003 <1:00 
0005 11 ()()()() 
0008 CDOOOO E 
OOOB OC 
OOOC 1C 





0015 C20800 c 
0018 lbOO 
00 1A 010000 
001D CDOOOO E 
0020 BA 
0021 C29COO C 
0024 14 
0025 oc 
0026 C21DOO C 
0029 14 



















19 INTR EOO 



















































t«lDTST IS A SfmT TEST FOR THE M:II£/ARBITRATOR SET UP. 
IT IIUTES 0 TO 2S6 SEQUENTIALLY INTO THE FIRST 256 BYTE BLOC!< 
rF 1'£P10RY, THEN 1 TO 256,0 INTO Tl£ SCCCWD BLOC.'<, 2 TO 256,0,1 
INTO THE THIRD, ETC. n£N, IT CHECKS THE LOCATIONS AND 
REPORTS 1l£ SOCCESS TO THE srnEEN. A TEST OF Tl£ INTERUPT LI~lES 
IS THEN RE?ffiTED. FINALLY, n£ PROGAA'I ENTERS A ROUTINE WHERE 
THE USER CAN READ, WRITE hNY LOCATIONS 00 DO INTERU?T STlfF. 
TO USE THIS PROORAI't, ..UST SET liP THE INTERFACE AND Tl£ NODE/ 

















; SET lP n£ STACK 






D,DATA :D GETS VALUE CF DATA THAT SHru.D BE n£RE 
B.ADm 
UI :O£CK PREVIOOS DATA 
D :D ~ THE CORRECT DATA 






ISIS-II 8080/SOSS I'IACRO ASSE/'IBLER, V4.1 I'KJDULE 
lOC OBJ Lit£ SOO'«:E STATEI'IENT 
002A 04 47 I~ 8 
002B 78 48 WJJ A.8 
002C FEOS 49 CPI 8H 
002£ C21000 c so ..flZ THERE 
0031 CD6DOO c 51 CtU I£I'IOK 
0034 110040 52 INTTST: LX I D,fniNT 
0037 CDOOOO E 53 CtU uo 
003A cooooo E 54 CtU lfPS 
0030 E601 55 ANI 1H 
003F C2DBOO c 56 .Ia ~rm 
0042 110080 'Sl LXI O, INTR 
0045 cooooo E 58 CtU lXI 
0048 CDOOOO E 59 CALL LIPPS 
0048£601 60 ANI tH 
0040 CAE400 c 61 JZ lmJ3 
ooso 110040 62 LXI O,RELINT 
0053 CDOOOO E 63 CALL lXI 
OOC'~ CDOOOO E 64 CtU lJIPS 
0059 E601 65 ANI 1H 
005B C2EDOO c 66 .MZ ~ 
tm C37300 c 67 ..tP INTGO 
0061 4E 68 SAO(: I'IIV C,l1 ;PRINT OiARACTERS POINTED TO BY 1i. CW THE SCREEN 
0062 CDOOOO E 69 Clti co 
0065 79 70 WJJ A,C 
0066 FEOO 71 CPI CR 
0068 cs 72 RZ 
0069 23 73 INX H 
006A C36100 c 74 ..tP BACK 
006D 21F600 c 75 I'£PQ(: LXI H,00001 
0070 C36100 c 76 ..tP SAO< 
0073 210401 c n INTGD: LXI H,OOOD2 
0076 CD6100 c 78 CALL BACK 
0079 211901 c 79 Q: LXI H,ClJEST 
007C C06100 c so CtU BACK 
007F CDOOOO E 81 CtU CI 
0082 FE59 S2 CPI 'Y' 
0084 CA8AOO c 83 JZ AGAIN 
0087 CDOOOO E 84 CALL EXIT 
008A OE59 85 AGA Ul: l'tV I C, 'Y' 
008C CDOOOO E so CtU co 
008F ~00 87 I'IVI C,CR 
0091 CDOOOO E 88 CtU co 
0094 OEOA 89 I'IVI C,LF 
0096 CDOOOO E 90 CALL co 
0099 C30000 c 91 .Jf START 
009C 5= 92 ~001: l'llV E,A 
0090 cs 93 PUSH B 
009E 218701 c 94 UI H,fl..DATA 
7'"=' ~· 
ISIS-II 8080/8085 1'1ACRO ASSEMBLER, V4.1 I'()DllE 
LOC OBJ LU£ SOlRCE STATEI'ENT 
OOA1 COC100 c 95 CALL ASCII 
OOA4 SA 96 I'I)V E,D 
OOAS 216001 c 97 LXI H,EXDATA 
OOA8 CDC100 c 98 CALL ASCII 
OOAB 58 99 I'I)V E,B 
OOAC 217601 c 100 LXI H,DADOO 
oorr coc1oo c 101 CALL ASCII 
OOB2 23 102 INX H 
0083 59 103 I'I)V E,C 
0094 COC100 c 104 CfLL ASCII 
0087 215101 c 105 LXI H,BAD1 
OOBA CD6100 c 106 CAll BACK 
0080 Cl 107 POP 9 
OOBE C33400 c 108 .Jf'P INTTST 
OOC1 7B 109 ASCII: I'()V A,E ;TAKE CONTENTS CF E, CONVERT TO ASCII, AND STORE AT !1-l.l 
OOC2 07 110 RLC 
OOC3 07 111 RLC 
OOC4 07 112 RLC 
oocs 07 113 RLC 
OOC6 COCBOO c 114 CALL SUBRTN 
OOC9 23 115 INX H 
OOCA 7B 116 I'()IJ A.E 
OOCB EbOF 117 SUIRTN: ANI OFH 
OOCD FEOA 118 CPI (Wi 
OOCF F2D700 c 119 JP J1 
0002 F630 120 ORI 30H 
0004 C3D900 c 121 .Jf'P D1 
0007 C637 122 J1: ADI 37H 
OOD9 n 123 01: I'I)V I'!, A 
OODA C9 124 RET 
0008 219301 c 125 ~2: LXI H.BAD2 
OODE CD6100 c 126 CALL SAO< 
OOE1 C37900 c 127 JI'IP Q 
OOE4 219401 c 128 WRNG3: LXI H,BAD3 
OOE7 CD6100 c 129 CALL BACK 
OOEA C37900 c 130 .Jfl Q 
OOED 210801 c 131 IIMJ4: LXI H,BAD4 
OOFO CD6100 c 132 CALL SAO< 
OOF3 C37900 c 133 .Jfl Q 





0104 494£5445 135 GOOD2: DB 'INTERlfT LINE L«JRKS ' ,Lf,CR 







































0132 4FSS4E 44 
0186 20 
0187 












Lit£ scxmcE STAIDIENT 
136 OOEST: DB 
137 BAD!: DB 
138 EXDATA: OS 
139 
140 DADDR: DS 
141 
142 RLDATA: OS 
143 
144 BA02: DB 
'I.OOLD YOO LIKE TO RUN THE TEST ~A/1 AGAIN? CV OR tW ,LF,CR 
't£1'1)RY TEST EXPECTED I 
2 
DB 'H IN LOCATION ' 
4 
DB 'H, BUT FOUND ' 
2 
DB 'H n£RE.' ,LF,CR 
'INTERLPT LINE IS BEl~ t£Ul L~', LF, CR 
75 
























146 BAD4: DB 'INTERLPT LINE WILL MJT RELEASE' ,Lf,CR 
01F7 OD 
OlFS 147 DS 100 ; STACK SPACE 
148 STKTCP: 
()()()() C 149 END START 
PUBLIC SYMBClS 
EX~l SYI'!BOC.S 
CI E 0000 co E 0000 EXIT £'0000 UI E 0000 LO E 0000 
USER SYI1BOLS 
ADDR A 0000 ff,AIN c 008A ASCII C OOC1 BACK c 0061 BADl c 0151 
BAD4 c 0108 CI E 0000 co E 0000 CR A OOOD 01 c 0009 
EXDATA C 0166 EXIT E 0000 GOOD! C OOF6 00002 c 0104 HERE c 0008 
INTTST C 0034 Jl c 0007 LF A OOOA I'IEI'10K c 006D Q c 0079 
RLDATA C 0187 START c 0000 STKTCf C 025C SUBRTN C OOCB THERE c 0010 
lPPS E 0000 ~1 c 009C WRNG2 C OODB WRNG3 C OOE4 WRNG4 C OOED 
ASSa1Bl y COI'Pl.ETE. NO ERRORS 
71:.. 
LIPPS E 0000 
BAD2 c 0193 BAD3 c 0184 
DAD DR c 0176 DATA AOOOO 
INTGD c 0073 INTR A 8000 
QLIEST c 0119 RELINT A 4000 
UI E 0000 uo E 0000 
l'tS-51 I1ACRO A..esEI1Bl..ER ll'tOK 
ISIS-II l'tS-51 I'!ACRO ASroiBI..ER V2.1 
OBJECT I'!ODULE PLACED IH :F9: Il'la<.OBJ 









































I~ ~its for a 'start test' aessage to arrive. 
Then it tests: 1. external data R~ 
2. left node .eaorY 
3. right node aeaory 
4. external Progra• ~ 
While doing so. it forms a rePort to be sent back to the Intellect 
;t+t+t++ffftft++fffffttftf+tffffffff+*ffffffffff+f+ffttffffffffffffffffftfff 
In'itial ization 
DATST EQU 4000H ;STARTING ADmESS FOR DATA RAI'I 
DATEND EOO 60H ;FIRST BYTE CF ENDING ADDRESS FOR DATA RAI'I 
~T Ell! 4000H ;START LOCATI~l FOO ~ TEST PROGRAI'I 
(RJ OOOOH 
CSEG 
~ SP.I10H ;ArbitrarY setting of stack Pointer 
tR P3.106H ;Don't interuPt anyone else. 




30 Test external data RAI'I 
31 




36 Test left node ae1orY 
37 
38 CALL LTST 
39 
40 ; f+f++t IIIII Iff 11111111 f+*f+*fff+f+*fftff+ttfftfffffftff+f+ftHtffttfffff+f+ 
41 







































































Test Progra. RAM 
CALL PTST 
;tfff ....... fff+t+ffffffffffffffffffffffffffl++fffffffffffffffffffffffffffff 
Stnd REPORT back to Intellect 
;tffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff 
Stnd 'start test' lfSSa9e to next edge, if there is one. 
Other•ise, send 'done' eessage to Intellect. 
;tffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffffff 
Ju•P back to Pete's Progr&m 
;ffffflllllllllffffffffffffffffffffffffffffffffffffffffffffffff+ffffffffffff 
SUBROUTINES 
Set UP a rePort stack in onboard RAM Pointed to bY RO 
RePorts will be handled as follo•s= 
tftSB lo• ~eans test Passed 
tThe reaaining nu•ber after the first bit is the test number 
tif MSB is high, then the next four bYtes corresPond to 
1. data exPected 
2. data found 
3. & 4. address of error 
INIT: ltJI/ RO,I07FH 
DTST: 







7 ,-, 0::• 
;beginning data to be written 
ri;S-51 I'1ACRO ASSe1BLER Il'!tl< 
LOC OBJ LINE SOt.m 
002B E9 96 SlOCf: l'tOV A.R1 :write looP for data ~eaory 
002C FO 97 l'llVX eDPTR.A 
002D 09 98 INC R1 
002E A3 99 INC ~TR 
002F E582 100 l'tOV A, JR. 
0031 70F8 101 .MZ SlOOP 
0033 09 102 INC R1 
0034 ES83 103 l'tOV A,JFH 
0036 ~60F2 104 c..tE A.IDATEND.St.OIP 
0039 904000 105 l'tOV ~TR.IDATST 
OOX EA 106 1'()\J A.R2 
0030 F9 107 l'tOV R1.A 
003E EO 108 Rl..OCf: I'IOVX A,@DPTR ;read loop for data a.m. 
00~ B50110 109 CJt£ A.01H.ERROR1 :01H IS R1 DIRECT 
0042 09 110 t«RR1: INC R1 
0043 A3 111 INC IFTR 
0044 E582 112 lt)V A.IPL 
0046 70F6 113 .MZ RLOCfl 
0048 09 114 INC R1 
0049 ~.JSJ 115 1'()\J A.DPH 
0048 B460FO 116 CJt£ A.IDATEND,Rl..OOP 
004E 7601 117 lt)V @RO,IOlH ; REPOOT SUCCESS 
0050 18 118 r£C RO 
0051 22 119 RET 
120 
0052 7681 121 ERROR! : l'tOV @R0,181H ;Fill rePort stack with data on error 
0054 18 122 r£C RO 
0055 F6 123 lt)V @RO,A ;Data found 
0056 18 124 [EC RO 
0057 E9 125 l'tOV A.R1 
005S F6 126 lt)V @RO,A ;&ta exl'ected 
0059 18 127 r£C RO 
005A E583 128 lt)V A, !PH 
OOSC F6 129 l'tOV @RO,A ;UPPer bYte ~f address 
005D 18 130 tEC RO 
005£ E582 131 lt)V A.IPL 
0060 F6 132 l'llV tRO,A ;Lower bYte of address 
0061 18 133 r£C RO 
0062 22 134 RET 
135 
136 LTST: TEST LEFT t«JDE 
0063 7SAOOO 137 l'llV P2.100H 
0066 7S90FF 138 P10V P1.10FFH 
0069 7POO 139 l'llV R2.10 
0068 900000 140 START2: l'llV ~TR.ISOOOH 
006E EA 141 P10V A.R2 
006F F9 142 l'llV R1.A 
0070 E9 143 SUXP2: l'llV A.R1 
0071 FO 144 PIJVX @DPTR,A 
0072 09 145 INC R1 
7'~1 
I'[S-51 I1ACRO ASS81BLER Ito< 
LOC OBJ LH£ SOORCE 
0073 A3 146 IOC IPTR 
0074 ES82 147 lf)V A,rPL. 
0076 70F8 148 .... z SLOOP2 
0078 09 149 IOC Rl 
0079 E583 150 lUI A,DPH 
007B 8488F2 151 CJt£ A, 188H, SLOOP2 
007E 908000 152 lUI tfTR, ISOOOH 
0081 EA 153 I'()V A,R2 
0082 F9 154 lUI R1,A 
0083 EO 155 RLOOP2: I'KlVX A,@DPTR 
0084 E9 156 lUI A,Rl 
0085 858010 157 CJt£ A,PO,£RRIR2 
0088 09 1S8 t«RR2: IOC R1 
0089 A3 159 IOC tfTR 
008A ES82 160 I'()IJ A,Ifl 
008C 70FS 161 JNZ RI..OOP2 
008E (19 162 IOC R1 
OOSF E583 163 lUI A,IJ>H 
0091 B48SEF 164 CJt£ A,188tf,RI..OOP2 
00947602 165 I'()V @RO,t02H ; REPORT SOCCESS 
0096 18 166 IIC RO 
0097 22 167 RET 
168 
0098 7682 169 ~= I'()V @R0,182H ;Fill rePort stack ~ith data on error 
009A 18 170 DEC RO 
009B Ab80 171 I'()V @RO,PO ;Data found 
0090 18 172 tEC RO 
009E F6 173 lf)V @RO,A ;Data exPtchd 
009F 18 174 DEC RO 
OOAO E583 175 I'()V A, !PH 
OOA2 F6 176 lUI @RO,A ;UPPtr bYte of address 
OOA3 18 1n IEC RO 
OOA4 ES82 178 I'()IJ A,DPl 
OOA6 Fb 179 I'()V @RO,A :Lower bvte of address 
OOA7 18 180 IEC RO 
OOA8 22 181 RET 
182 
183 
184 RTST: ; TEST RIGIT NODE 
OOA9 75AOOO 185 lUI P2,tOOH 
OOAC 7590FF 186 I'()V Pt,tOFFH 
OOPf 7POO 187 I'()V R2.t0 
OOBl 90COOO 188 I'()V tfTR ,JOCOOOH 
OOB4 EA 189 I'K)V A,R2 
OOBS F9 190 I'()V R1,A 
OOB6 E9 191 SLOOP3: I'10V A.Rl 
OOB7 FO 192 I'IJVX @DPTR,A 
OOBS 09 193 IOC R1 
OOB9 A3 194 It«; tfTR 
OOBA E5S2 19S I'K)V A,DPL 
:=:c> 
l'tS-51 JW:RO ASSE11BI..ER ll'IOK 
LOC OBJ LINE SOORCE 
OOBC 70F8 196 ..t4Z Sl.OOP3 
OOBE 09 197 INC R1 
OOBF E583 198 l'llV A, [PH 
OOC1 B4CBF2 199 c..t£ A,IOCSH, Sl.OOP3 
OOC4 90COOO 200 l'llV IPTR ,IOCOOOH 
OOC7 EA 201 l'llV A.R2 
OOC8 F9 202 I'IOV R1.A 
OOC9 EO 203 RLOOP3: l'mX A.eDPTR 
OOCA E9 204 l'llV A.R1 
OOCB 858010 205 CJP£ A,PO,ERROR3 
OOCE 09 206 t«RR3: INC R1 
OOCF A3 207 IOC IPTR 
0000 E582 208 l'llV A.m. 
0002 70FS 209 ~z RLOOP3 
0004 09 210 IOC R1 
OODS ESS3 211 I'm A,DPH 
0007 B4CSEF 212 CJtE A,IOCSH, RlOOP3 
OODA 7603 213 l'llV @RO.I03H ; REPORT succrss 
oooc 18 214 IEC RO 
OODD 22 215 RET 
216 
00[£ 7683 217 ERROR3: I'I)V @R0.183H ;Fill rePort stack ~ith data on error 
OOEO 18 218 lEC RO 
OOE1 A680 219 l'llV !RO.PO ;Dita found 
OOE3 18 220 lEC RO 
OOE4 Fo 221 l'llV eRO,A ;Dih. exPected 
OOE5 18 222 DEC RO 
OOE6 ESS3 223 l'llV A.IPH 
OOEB Fo 224 l'llV @RO,A ;UPPer bYte of address 
OOE9 18 22S IEC RO 
0(9 E582 226 l'llV A.m. 
OOEC Fo 227 l'llV @RO,A ;Lower bYte of address 
COOl 18 228 lEC RO 
OOEE 22 229 RET 
230 
231 
232 TEST AS ~AP'I RAP! 
233 ;START LOCATION FOR RAP! TEST ~AI1 
OOEF 900105 234 PTST: l'llV DPTR,IStJCCESS 
OOF2 A983 235 l'llV R1.1PH 
OOF4 PIH2 2"...0 l'llV R2.1Ft. 
OOF6 904000 237 l'llV IPTR ,IPRGJ'IST 
OOF97402 238 l'llV A,I02H 
OOFB FO 239 l'llVX @DPTR,A ;PUT CPCOIE TO LJ'fl TO NEXT ROUTINE IN RAP'! 
OOFC A3 240 Ite IPTR 
OOFD E9 241 l'llV A.R1 
OOFE FO 242 I'IOVX @IFTR,A 
OCfF A3 243 I~ IPTR 
0100 EA 244 l'llV A.R2 
0101 FO 245 I'I)VX @{W)TR,A 
81 
1'1:5-51 l'tACRO ASSEMBLER 11'101< 
LOC OBJ LI~ ro.m 
0102 024000 246 L.Jf> PRGI'IST 
0105 7604 247 SOCCESS: I'()V @RO,li04H ;rtPort success 
0107 18 248 tEC RO 






SYI1Ba. TABLE LISTING 
N A 1'1 E TYPE VALUE A T T R I B U T E S 
MTEND •• M.lf1B 0060H A 
MTST ••• M.t!B 4000H A 
mi •••• D ADDR OOS3H A 
~- ... D ADM 0082ti A 
DTST ••• C ADDR 0024H A 
ERR001 •• C ADDR 0052H A 
ERROR2 •• C ADM 0098H A 
~ .. C ADDR OODEH A 
IE •••• D ADDR OOAai A 
INIT ••• C ADDR 001BH A 
LTST ••• C ADDR 0063H A 
t«RR1 •• C ADDR 0042H A 
t«::ERR2 • • C ADDR OOSSH A 
taRR3 •• C ADM OOCEH A 
PO • • • • D ADDR 0080H A 
P1 •••• D ADM 0090H A 
P2 •••• D ADDR OOAOH A 
P3 •••• D ADDR OOBOH A 
~ .. tUIB 4000H A 
PTST ••• C ADDR OOEFH A 
Rl.IXP. • • CADm 003EH A 
RLOCP2 •• C ADDR 0083H A 
I!.OCP3 •• C ADDR OOC9H A 
RTST ••• C ADDR OOA9H A 
Sl.()(F. • • c ADm 002BH A 
SlOOP2 •• C ADM 0070H A 
st.OCP3 •• C ADDR OOB6H A 
Sl» • • • • D ADM 0081H A 
START~ •• C ADDR 0026H A 
START2 •• C ADM 006BH A 
St.CCESS •• C ADDR 0105H A 
Jt:S-51 PtACRO ASSEI1BL£R IMOK 
REGISTER BANK!S> USED: 0 
ASSEl'IBl. Y COI'IPlETE, t() ERRm$ FruND 
PI:S-51 PfACRO ASSEJ1BLER PRLINK 
ISIS-II ~-51 MACRO ASS81Bl.ER 1/2.1 
OBJECT I'(JilJLE PLACED IN :F9:PRLihr..OBJ 























































THIS PROGRAI! WILL fti.OW n£ CtlBOARD PROCESSORS TO ESTABliSH A 
POINT TO POINT ~!CATION LINK BETWE~l Tt£ INID.LECT AND THE 
3D t£11aK, FOR POSSIBLE DATA PATH TRANSFERS. 
RO- Will hold current ~orkin9 axis code. 
R1 -Will. hold current working axis counter. 
Also holds status of control bYte 116. 
Stt uP variable constants 
DATST EQIJ 4000H :STARTIMJ ADDRESS FOO DATA RA/'1 
DATEND EQU bOH ;FIRST BYTE Cf ENDING ADDRESS FOR DATA RA/'1 
~T EQU 4000H ;START LOCAT!Cfl FOR RA/'1 TEST PROGIWI 
AXISID EOO 01H ; Axis identification: 
; OOH - ni 1 
; OlH - x-axis 
; 02H - v-axis 
; 03H - z-axis 
Stt uP vector juap locations for interruPts and noraal oPeration 
CSEG 
ORG OOOOH ; Ju•P vector for noraal OPeration. 
L.IP START1'1AHI 
ORG 0003H ; JuaP vector for left interruPt routine. 
L..tP L.EFTSET 
ORG 0013H ; JuaP vector for right interruPt routine. 
L.JF RIGHTSET 





































; Move stack Pointer uP above banks 
; Stt data bank to bank 0 
; Reset bits ITO and ITl 
; Enable interruPts. 
; Put interruPts Port high, 
I'[S-51 MACRO ASSEI'IBLER PRLINK 
LOC OBJ LINE SOORCE 
0118 FO 46 I'CVX @DPTR,A 
011C 7582F1 47 lllV Ift,IOFtH 
011F FO 48 P'()VX @!FTR,A 
0120 7582F2 49 'tf'.N Ift,IOF2H 
0123 FO so I'CVX tDPTR,A 
0124 7582F3 51 1'1)\1 Ift,IOF~ 
0127 FO 52 I'CVX !DPTR,A 
0129 75S'"..'F4 53 I'I)V Ift,IOF4H 
012B FO 54 111VX tif>TR,A 
012C 7582F5 5S I'!OV J:fi..,IOF5H 
012F FO 5b I'IJVX !DPTR,A 
0130 7582F6 57 I'I)V DPI..,IOF6H 
0133 FO SB I'CVX tDPTR,A 
0134 75S2F7 59 lllV DPL,IOF7H 
0137 FO 60 l'llVX @DPTR,A 
0138 7582F8 61 lllV IJPl,IOFSH 
013B FO 62 l'llVX tif>TR,A 
013C 75SZF9 . 63 I'I)V DPI...IOF9H 
013F FO 64 l'llVX I!DPTR,A 
0140 7582FA 65 lllV [Pl,IOFAH 
0143 FO 60 I'!OVX @DPTR,A 
0144 7582FB 67 lllV Ift,IOFBH 
0147 FO 68 111VX tif>TR,A 
0148 7SS2FC 69 lllV DPI...IOFCH 
0148 FO 70 110VX !IPTR,A 
014C 7S82FD 71 lllV Ifl.,IOF!Ji 
014F FO 72 I'CVX tif>TR,A 
0150 758ZFE 73 lllV Ift,IOFEH 
0153 FO 74 l'llVX tDPTR,A 
0154 7582FF 7S lllV Ifl.,I()FFH 
0157 FO 76 110VX @DPTR,A 
0158 7583C7 n I'I)V IFH,IOC7H 
015B 75S2FO 78 1'1)\1 rfl.,IOFOH 
015E 7400 79 I'!OV A,IOOH 
0160 FO eo I'DVX tif>TR,A 
0161 7582F1 81 I'!OV rfl.,IOF1H 
0164 FO 32 lfJVX tif>TR,A 
0165 7SS2F2 83 I'I)V rfl.,IOF2H 
0168 FO 84 111VX @DPTR,A 
0169 7582F3 85 I'I)V Ift,IOF3H 
016C FO 86 I'CVX !IPTR,A 
016D 7582F4 87 I'I)V DPL,IOF4H 
0170 FO 88 I'CVX @DPTR,A 
0171 7582FS 89 I'I)V IR.,IOFSH 
0174 FO 90 l'llVX @DPTR,A 
017S 7582F6 91 I'IOV J:ft...IOFbH 
0178 FO 92 lfJVX @DPTR,A 
0179 7582F7 93 I'I)V [fl,IOF7H 
017C FO 94 ltJVX !IPTR,A 
0170 7582F8 95 I'I)V I:ft..IOFSH 
•':JC' 
'-l-1 























































































































AGAIN ; MIN LOOP 
Beginning of interruPt vectors 
---------------------------





PSW.3 ; Set data bank to bank 1 
; Store accuaulator 
; Store UPPer bYte of DPTR 
; Store lower bYte of DPTR 
R3.B ; Store B register 
PSW.4 ; Stt data bank to bank 3 
R7,10FFH ; Flag interruPt froa left node. 
DPH.I87H ; Set UPPer bYte of data Pointer for left 
node ae11orY. 
..If> CHK..INT 
JuaP vector RIGHTSET: Handles interruPt froa right side of Processor 
CHI<..! NT: 
I10V 
SETB PSW.3 ; Set data bank to bank 1 
RO,A ; Store accuaulator 
R1,DPH ; Store UPPer bYte of DPTR 
R2.DPL ; Store lower bYte of DPTR 
R3,B ; Store B register 
PSW.4 ; Set data bank to bar.k 3 
R7,100H ; Flag int!rruPt froa right node. 
OPH.IOC7H ; Set UPPer bYte of dda Poinhr for right 
; node aeaorY, 
CALL READ-AXIS ; Get ~or· kir•g axis, Put in RO 
A,RO 
lt:S-51 MCRO A..~ER PRl..IM< 
LOC OBJ Lit£ SOURCE 
146 
147 
14S Check if the current working axis aatches the Proce~sor interruPted 
149 
01C6 840103 150 CJNE A.IAXISID,IDLE_l ; Check if current working axis 
151 is the SiDe as Processor. 
01C9 0201CF 1S2 ...., GO-~ 
OlCC 020257 153 !DILl: ..tF Irl.E ; Not working axis. goto idle. 
01CF 7401 154 oo_oo: f1lV A,IAXISID 
01D1 B40103 ISS U£ A,I01H,TRY_Y ; Check if it is x-axis. 
01D4 0201EO 150 ..tF GETtlE ; Gtt control bYte 11. 
01D7 B40203 157 TRY_Y: CJ£ A,I02H,TRY_Z ; Check if it is y-axis. 
OlDA 0201E6 158 JI'F GET'M ; Gtt control bYte 12 (uPPtr nibble). 
0100 0201EC 159 TRY_Z: ...If> GElTRE ; Get control bYte 12 (JoWtr nibbltl. 
OlEO 120724 160 GETIM: CAll READ_ X ; Get x counter fro• byte 11. 
01E3 0201EF 161 ..If> I'IORE..l 
01E6 12072F 162 GETTWO: Cfti...L READ_Y ; Gtt Y counter froa bYte 12. 
01E9 0201EF 163 ..., l'llRE..l 
OlEC 12073E 164 GETTRE: CALL REAIU ; Get z counter fro• bYte 13. 
01EF E9 165 tm£..1 : l'llV A,Rt ; Load counter into accu~. 
01FO 840003 166 CJ1£ A,JOOH,rm£..2 ; Check if counter is zero. 
01F3 020257 167 .JF IDLE ; Counter is O, goto idle. 
01F6 EF 168 I'IJRU: t9JV A,R7 
01F7 B40007 169 C.l£ A, IOOH, MORE-.26 ; Check sign bit of axis counter. 
01FA E9 170 t9JV A,Rt 
01FB 30E30A 171 JNB ACC.3,1'10RE..10 ; Check if sign bit is Positive. 
01FE 020257 172 ..IF IIl.E 
0201 E9 173 I'IJRE..26: I10V A.Rl 
0202 20E303 174 JB ACC.3,MORE-10 ; Check if sign bit is negative. 
0205020257 175 JI'F IDLE 
0208 7AFE 176 I'(IR£_10: t9JV R2.toFEH ; Load •interruPt accePted• code. 
020A 120SFO 1n CALL '-RITE-.16 ; Send code to CB 116. 
020D E9 178 I'Kl\1 A.Rt ; Load current contents of counter. 
020E 5407 179 ANL A,to7H ; Mask out bits 0-4. 
0210 14 180 rEC A ; Decre•ent counter. 
0211 840010 181 C..M A, IOOH, 110RE.-4 
0214 7400 182 I'UJ A.IOOH 
0216 F9 183 I'IOV Rt,A ; Load zero into counter. 
0217 7401 184 f'K)V A.IAXISID 
0219 B40106 185 C..t£ A,I01H,I'mE..22 
021C 120749 186 Cfti...L I..RITE..X ; Restore x-counter. 
021F 020260 187 .JIP Clf«J..AXIS 
0222 B40206 188 ~= CJP£ A, 102H, MORE-.23 
0225 12075A 189 CALL WRITE..Y ; Restore y-counter. 
0228 020260 190 ..IF Of«J..AXIS 
022B 12076C 191 ~-23: CALL MRITE..Z ; Restore z-counter. 
022£ 020260 192 ..., CHf«LAX IS ; Change working axis if aPPlicable. 
0231 C9 193 t10RE.. 4: XCH A,R1 ; Exchange register contents 
0232 5408 194 APt. A,IOSH ; Mask out all bits excePt 3. 
0234 49 195 tR A.R1 ; Co•bine both registers. 
87 
11:$-51 I1ACRO ASSEl'IBlER PRUNK 
LOC OBJ LINE SOURCE 
0235 F9 196 l'l1V Rl.A ; Restore R1. 
0236 7401 197 l'l1V A,IAXISIO 
0238 840106 198 c..t.E A.I01H.~E..5 
023B 120749 199 CALL WRITE.. X ; Restore x-counter • 
023E 020240 200 .w OI<_PATH 
0241 B40206 201 POLS: c.J£ A, 102H,I'IORE..6 
0244 12075A 202 CALL ~ITE..Y ; Restore v-counter • 
0247 020240 203 .w Clf<..PATH 
024A 1207bC 204 l'llRL6: CALL IIUTE..Z ; Restore z-counter. 
0240 EF 205 01<-PATH: Pr)IJ A,R7 
024E B40003 206 CJNE A, IOOH, MORE.. 9 ; Check fla9. 
0251 020306 207 .JP PATH.JUGHT 












































































I'()VX A, @DPTR 
Rt,PO 
A,Rt 





; Gtt control bvte 116. 
; Store contents in R1. 
; Restore accumulator 
; Restore UPPer bvte of DPTR 
; Restore lower bvte of DPTR 
; Restore 8 register 
; Chan9t data bank to bank 0 
This routine will change the working axis according to the aPProPriate 
traversal code. 
CHNG-AXIS: CALL TRAVERSE ; Get traversal code fro• cb 111 
I'KlRE..21: 
~ A,RO ; Load ~orking LXis code. 
CJNE A.I01H,MORE_17 ; Check if axis is 'x'. 
~ A.R2 ; Load traversal code. 
CJNE A.I01H,MORE_18 ; Check if trav. is X ) Y ) z. 
I'KlV RO, 102H ; Change axis to 'v'. 
CALL READ_Y ; Read v-axis counter. 
I'KlV A,Rt 
CJNE A.IOOH.~19 ; Check if v-counter is zero. 
I'KlV RO, 103H 
READ_Z 
A.Rl 
; Change axis to 'z'. 
; Read z-axis count~r. 
A.IOOH.~E..19 ; Check if z-counter is zero. 
tl:S-51 I'IACRO ASSEMBLER PRLIM< 
LOC OBJ LINE &tiRCE 
02SA 020418 246 ...., TASKS 
0280 P4023F 247 l'mE._18: CJt£ A.to2H,MOR£..20 : Check if trav. is Y ) Z ) X. 
0290 020418 248 .w TASKS : Yu 
0293 B40224 249 I'DL17: CJt£ A.I02H.I'!ORU4 : Check if axis is 'y'. 
0296 EA 2SO l'llV A,R2 : Load traversal code. 
07!97 840102 251 CJt£ A,IOJH,I'QL2S : Check if trav. is X ) Y ) z. 
029A SOES 2S2 .Jf> l'm£-21 : Change to z-axis. 
029C B40203 253 l'llRE_2S: CJt£ A.I02H.tllRL14 : Check if trav. is Y ) Z ) X. 
029F 0202AS 2S4 ..tiP l'llRL15 
02A2 02041B 2SS l'(lfL14: J'P TASKS 
02AS 7003 256 I'IORE-.15: 1'10\1 RO.I03H : Change to z-axis. 
02A7 12073E 257 CALL READ_Z 
02AA E9 2SS I'IOV A.Rt 
02AB 840020 259 CJt£ A.tOOH.rmE..19 : Check if z-counter is zero. 
02AE 7801 260 IUlE_27: I'K)V RO,IOJH 
02BO 120724 261 CALL fi'EAD_X 
0283 E9 262 tfJ.I A.R1 
02B4 840024 263 CJf£ A,JOOH,JUL.19 : Check if x-counter is zero. 
02B7 020418 264 ..rP TASKS 
02BA EA 265 1'100E_24: I'K)V A,R2 : Load traversal code. 
02BB 840103 266 C..t£ A.I01H,f'10RE ... "S : Check if trav. is X ) Y ) Z. 
02BE 020418 267 Jt1P TASKS 
02C1 840202 2t.S tllRE-28: CJP£ A.I02H,IfJRE..29 : Check if trav. is Y ) Z > X, 
02C4 SOEB 269 .liP I'DL27 : Change to x-axis. 
02Cb 7801 270 I'OL.29: f'fN RO.I01H : Change to x-axis. 
02CS 120724 271 CALL READ-X 
02CB E9 272 I1JV A.Rt 
02CC B4000C 273 CJE A,JOOH,I'IORE..1? 
Ola 7802 274 ~E-20: I1JV RO.I02H 
0201 12072F 27S CAU. READ_ y 
0204 E9 276 I1JV A.R1 
02D5 840003 277 CJNE A.IOOH,I'IORE..19 
0208 020418 278 .JP TASKS 
02DB 120nD 279 l'mE-19: CAU. WRITuXIS 
02I£ ESB3 280 f'fN A, [PH 
02EO 848703 281 CJNE A, 187tf.l'~lRE-.57 : Check if data Pointer is to the left 
02E3 0202E9 232 Jr'P PATIUEFT 
02E6 020306 283 l'llR£..57: JI'IP PATHJUGHT 
234 
235 
236 Transfer control bYtes to OPPosite node. 
287 
I 02E9 12078F 288 PAnu.EFT: CALL TRANS-1.£FT : Transfer control bytes 
02EC 7SSX7 289 l'llV I:fH,IOCiH 
02EF 7AOO 290 I1JV R2.100H 
02Fl 120SFO 291 CAU. WRITL16 : Clear out CBI16. 
02F4 C2B3 292 ClR P3.3 : Turn right interruPt on 
02F6 120SFD 293 CPU WAIT : Wait for one second. 
02F9 1208F6 294 CALL READ-16 : Get CB llb fro• right node. 
02FC EA 295 I'IORE . .7: l'IOV • A,R2 
89 
PI:S-51 I'IACRO ASSEI'IBLER PRLINK 
LOC OBJ LINE SOORCE 
02FD B4FE03 296 CJP£ A, IOFBMIORLS ; Check if interruPt accePted. 
0300 02035F 297 ..tiP DATA..PATH 
0303 020318 298 IULS: .W tllANSWER ; Error. Processor not resPonding 
0306 1207C2 m PATHJUGHT: CALL TRANS-RITE ; Transfer c~ntrol brtes 
0309 JC'...8387 300 lf)V IPH.I87H 
030C 7AOO 301 lf)V R2,100H 
030E 120BFO 302 CALl. loiUTE..16 ; Clear out CB 116. 
0311 C2B2 303 ClR P3.2 ; Turn left interrupt on 
(1313 1208FD . 304 CALL WAIT ; Wait for one second. 
0316 1208F6 305 CALL READ_16 ; Get CB 116 fro• left node. 
0319 80E1 306 .IF .rfJRE..7 
307 ·-
·-308 
3{)9 JumP routine NQANSWER: Restores Processor after error 
310 
311 Will send back to intellect •path incoaPieted• 
312 signal. which in turn will tell the other Processors 





031B BF0006 316 r«:WISWER: c..tlE R7, IOOH, !'lORE.. SO 
031E 120SbA 317 CALL lLRIGiT 
0321 020327 318 .IF I'IOOE...Sl 
0324 120879 319 I'OLSO: . CALL CJU.EFT 
a327 BAOOF1 320 IDL51: CJt£ R2.100H.~ 
032A 79FD 321 lf)V R1, IOFI»i •PATH INCOI1PI..ETE" 
032C BF0009 322 EXTRA_1: c..t£ R7,100H,MORE-52 ; Send signal to node CBI16. 
032F 120SS7 323 CALL II!ITEJUTE 
om 120m 324 CALL ~II'LR 
0335 02033£ 32S JI'IP corRETE 
0338 120890 326 PKJRE..52: CALL IIR ITE..LEFT 
033B 1208AA 327 CALL rerou 
033E BFOOOS 32S COtflETE: c..t€ R7,100H,MORL54 
0341 7S8387 329 lf)V [f>H,I87H 
0344 D2B2 330 SETB P3.2 ; Turn left interruPt off 
0346 02034£ 331 .IF I'[JRE_SS 
0349 7""...SX7 332 I'OLS4: ~'«)\~ [f>H,IOC7H 
034C D2B3 333 SETB P3.3 ; Turn right interruPt off 
034£ 7PfF 334 tllRE..SS: I'I1J R2.10FFH 
0350 120SFO 335 CALL WRITE..16 
0353 C2D4 336 ClR PSW.4 ; Change data back to bank 1 
0355 ES 337 1'«)\1 A,RO 
0356 8983 338 lf)V [FH,R1 
0358 8A82 339 1'«)\1 [R.,R2 
03SA SBFO 340 I'IOV B.R3 
03SC C2D3 2-41 ClR PSW.3 
03SE 32 342 RETI ; Return from interrupt 
343 
344 
345 Routine data Path: S2ts UP data Path through Processor. 
9(1 
tt:S-51 I1ACRO ASSEI'IBlER PRLUJK 
LOC OBJ Lit£ sorncE 
346 
03SF 1207F5 347 DATA-PATH: CALl. O£CICL.EFT ; Get check code fro• left 
0362 880003 348 C..t£ RO, IOOH, I'UlRE_60 
0365 020380 349 .w I'M..70 
0368 B80C3A 350 PmE_b(): C..t£ RO, IOOM!ORL61 
0368 120812 351 CALl. MJTRED_L ; Send •not ready• signal 
036E 120834 352 CALL READ-LEFT ; Read data fro• CBt9 
0371 120848 3S3 CALl. READY.J.FT 
0374 B9FFOE 354 C..t£ R1,JOFFH,MORE-62 
03n 12086A 355 CONL84: CALl. oc.RIGHT 
037A BAOOFA 356 C.IIE R2,tooH,CONT_84 
0370 120887 357 Ctil lfUTLRITE ; Send coaaand through data Path 
0300 120899 3SS CALL ~R 
0383 8089 359 ... tiP COI1PI..ETE 
0385 B9FOOE 360 110RL62: C..t£ Rt,IOFDH,MORE_63 
0388 120S6A 2.61 Ctw'LSS: CAll a<..RIGHT 
0388 BAOOFA 362 CJE R2, toOH, CCtiLBS 
038E 120887 3b3 CALL IIUTLRITE ; Send co..and through data P~th 
0391 120899 364 CALl. teWLR 
0394 8~ 365 .J'P NOANSWER 
366 ; - ADD I'!ORE COit1ANDS HERE -
0396 120e.bA 367 tm£._63: CALL ()(..RIGHT ; Check right node if re~dY for data 
0399 BAOOFA 368 C..t£ R2, IOOH, I'OL63 
039C 120887 369 CALl. IIUTLRITE 
039F 120099 370 CALL ~..R ; Send ne• co .. and to CB18 
03A2 0203BD 371 JI'IP t10RE_70 ; Check right to left transfer 
03AS B8031S 372 ltlRL6t: c..t£ RO, 103H, !'lORE.. 70 
03A8 120012 373 Ctil MJTRED-L 
03A8 120834 374 CALL READ-LEFT 
03AE 120848 37S CALL READY.J.FT 
0381 12086A 376 tmE-65: CALL ()(..RIGHT 
0384 BAOOFA 3n CJt£ R2,JOOH,POL65 
0387 120887 378 CALL ~ITLRITE 
03BA 1208BB 379 CALL t..EWDATA..R 
03BD 120804 3SO Pm£..70: CALL O£CI(.RITE ; Check to see if right node has data 
03CO 000002 381 CJNE RO, IOOH, ltlRE.. 71 
03C3 009A 382 ...., DATA-PATH 
03CS B80C39 383 I'IJRE_71: C..lr£ RO, lOCH, rm£..72 
03CS 120823 384 CALL MJTRED..R ; Send not readY signal to right 
03CB 12083E 385 CALL READ..RITE 
on 120859 386 CALL READY..RHT 
0301 B9FFOE 387 c..t£ Rt.toFFH.~RE-73 
0304 120879 38S C(JfT_86: CALL oc.LEFT 
0307 BAOOFA 389 CJr£ R2, IOOH, CON'L86 
03DA 120890 390 CALL ~ITE-LEFT ; Send coaaand through data Path 
03DD 120SAA 391 CALl. t£WCOI'U. 
0~0 613E 392 ..If> COl'IPlETE 
03E2 B9FDOE 393 I'!OOE..73: CJr£ R1,10FDH.I'IORE..74 
03ES 120879 394 CQNT_S7: CALL OK.. LEFT 
O~S BAOOFA 39S CJNE R2.IOOH,CONT_87 
91 



























































































; - ADD tflRE CCft'IANDS I-£RE --
ltJRE._74: CALL CJ'-LEFT 




rmE._72: CJNE RO.I03H,I10RE-12 
CALL OOTRED..R 
CALL READ..RITE 
CALL READY JlHT 




1'100E..12: .Jf' DATA-PATH 
================- = 
T~S: Will interPret the tYPe of task to be Perfor•ed 





















OIUlJT i Send ·~STINATI<Jf REACHED" 
R2,JOOH,TASXS 
R1,tOFOl ; "DESTINATION REAO£D" signal 
~T_C011 
CALL Clf<..m ; Check to see •hich node r/1 
c.J£ RO,fOCH,ItJRE..31 ; Check if signal is readY 
READ_IN ; Get coaaind bYte fro• CBilO 
CJNE Rl.IOOH,MORE_32 ; Check if comaand is null 
l'(IR£_31 
CJNE R1.101H,I'IORE..33 ; Check if coa.and is dnload 
DWNLOAD ; Yes, !oto dwnload routine 
CJNE R1.102H,MORE_34 ; Check if co..and is uPload 
UPLOAD ; Yes. goto uPload routine 
CJNE R1.103H,MORE_3S ; Check if co..and is execute 
EXECUTE ; Yes. !oto execute routine 
CJNE R1,104H,MORE_36 ; Check if coraand is diagnostics 
DIAGHOSTIC ; Yes, goto diagnostic routine 
CJNE R1,1QSH,MORE_37 i Check if co-.and is regupload 
REGSLOAD ; Yes. goto re9sload routine 
Add more tasks here. Can have UP to 2SS different tYPes of tasks to 
Perforlll. 
445 j+f+ff+f*f++f+ffff+ffftffftff+f+ff+ff+fffff+f+t+ff+tfffff+ff+f*fff+ftfffftf 


























































































; Check if coa.and is quit 
; Yes. goto quit routine 
======= ======-: ====== 
JUIP routine DWNLOAD: This routine will down load data froa· the 
intellect. The data is either executable code or noraal data. 
The Processor ~ill ask the intellect to transait the UPPer and 
lower bYtes of the starting address to where the inco~ing data 
is to be Placed. The intellect ~ill issue a •start• signal, 
indicating that the next inco•ing bYte is data. An "end" signal 
will PromPt the Processor that transaission is coaPlete and 
it should ~~ait for the next couand. R4 and R5 will hold the 




































; Get status of left to right trans 
R2,10QH,DWNLOAD ; Check if right is readY to receive 
R1, 102H ; "SEND START!~ ADDRESS" 
WRT_CO" ; Send signal to node 
CALL CHK_IN ; Get status of right to left trans 
RO.IOCH,MQRE-42 ; Check if status = •new comaand" 
READ_IN ; Get co..and bYte fro~ node 
R1.103H,MORE_42 ; Check if comaand •starting address• 
CALL OiK..IN 
RO.I03H,MORE_43 ; Check if status = •new data• 
READ-IN ; Get data bYte froa right 
A.R1 ; "ove UPPer address bvte into R4 
R4,A 
CAl.1. OILIN 
RO,I03H,MORE_44 ; Check if status = "new data• 
READ_ IN 
A.R1 ; "ove lower address bYte into RS 
RS,A 
CAl.1. Of<_OCJT ; Check if right is readY receive 
R2,100H,110RE_45 
R1, IOlH "READY FOR DATA" 
WRT_COM ; Send signal to node 
CALL CHK_IN ; Wait for •start• signal 
RO, IOOMIORE_ 47 
READ_ IN 
Rt,IOfH,MORE_47 ; Check if co..and is •start• 
CAl.1. OICIN 






; Load UPPer and lower address bvtes 

























































































DPTR ; Increaent data Pointer 
R4,DPH 
RS,DPL ; Restore data Pointer 
J'mE_49 
CALL READ_JN 
R1,10FOH,MORE-49 ; Check if command is •end" 
TASKS 
JuaP routine UPLOAD: This routine ~ill uPload data to the 
intellect specified bY a starting and ending address. sent 
to the Processor froa the intellect. The starting address 
will be kePt in R3 and R4. The ending address ~ill be kePt 
in R5 and R6. The Processor ~ill ask the intellect to 
trans•it the UPPer and lower address bYte for the shrting 
and ending addresses. Then the Processor will issue a "start" 
co~a~nd, indicating that the following bYtes art data. The 
end of the data ~ill be followed bY an •end" co..and. The 
Processor will then wait for another col8and. 
. -------·------------------------------
·- --- --- ---














c..M R2.IOOH, UPLOAD ; Check if "readY" 
R1,102H ; "SEND STARTING ADDRESS" 
~LC011 ; Send colllind 
CI+'-UI ; Wait for addresses 
CJNE RO,IOCH,CONT_03 ; Check if incoming is •new command" 
READ_ IN 
CJNE R1.103H,CQNT_05 ; Check if "here is starting ••• • 
CALL CHK_IN ; Wait for UPPtr bYte of starting add. 
CJNE RO, 103H. CONLl 0 
READ_UJ ; Get UPPer address of stutin9 add. 
NOV A.Rt ; Store in R3 
R3.A 
CALL CHK_IN ; Wait for lower bYte of starting add 
CJNE RO,I03H,CQNT_15 ; Check if "new datau 
READ_JN ; Get lower address of ~tarting add 
NOV A,Rt 
R4,A : Store in R4 
CALL CHK_IN ; Wait for UPPer bYte of ending add. 
CJNE RO,IQJH,CONT-20 ; Check if •new data• 
READ-IN ; Get UPPer address of ending add. 
I'IOV A,Rt 
I10V RS,A ; Store in R5 
CQNT_.~: CALL CHK_IN ; Wait for lower bYte of ending add. 
C.J£ RO,I03H.C00..25 ; Check if "new data" 
CALL READ-IN ; Get lower address of ending add. 
!'OJ A,Rt 
ti)'J Rb.A ; Store in R6 






















































































































CALL CHK_OUT ; Check if node is readY to receive 
CJNE R2.IOOH,CONT_30 ; Check for •readY" signal 
Rt.IOFH ; •sTART" 
WRT_COM ; Send "start• signal 
l'llV DPH, R3 
IR.R4 
A.R3 
ACC. 7, CONL33 ; Check if address >= 18000 
A.!DPTR ; Load fro• me•orY )= 14000 - 7FFF 
Rt.A ; Store data in Rl 
CONL34 
r.DVX A, ~DPTR 
Rt.PO ; Store data in R1 
CALL CHK_OUT ; Check if outgoing node readY 
CJr£ R2,10CJH, mlL34 
WRT-DATA ; Write out data 
r.DV A.R6 
A,DPL,CONT_39 ; Check if lower address= UPPer limit 
A,RS 




R4,DPL ; Restore address 
CONT_32 
f'()V Rt,liOFOH ; "END" 
C.:U CHK_OUT 
CJ~ R2,10QH,CONL43 
WRT_COM ; Send "end" to intellect 
..mP TASKS 
Ju.p routine EXECUTE: This routine will rePlace the stored Program 
counter with a ne~ address. so that uPon return fro• the 
interrupt, execution ~ill begin at that address. The address 








CALL CHK_OUT ; Check if outgoing node ok 
CJNE R2,100H,EXECUTE ; If not readY then check again 
Rt,J02H ; "SEND ADmESS" signal 
WRT_CQM ; Stnd signal to outgoing node. 
CALL CHY~IH ; Wait for coaaand fro• intellect 
CJtE RO,IOCH, CONL49 
CALL READ_IN ; Get co.-and from incoming node 
CJNE R1,103H,CONT_54 
CAlL CHK_IN ; Wait for UPPer bYte of address 
cJNE RO .to3H. com _57 














































































CALL READ_ IN Get UPPer bvte of starting address 
l'kJV A,Rl 
l'kJV R3,A Store UPPer address in R3 
CONT-62: CALL Of<.. IN ; Wait for lower bYte of address 
CJt£ RO. 103H I CONT_62 
CALL READ_ IN ; Get lower address bYte 
l'kJV A.Rt 
l'kJV R4,A ; Store lower address in R4 






PCP ACC ; Re1ove UPPer address of return 
P(P ACC ; Remove lo~er address of return 
I'IOV DPTR, ITEJPST 
I'm X A,@rfTR 
PUSH ACJ:, ; Put new lower address on stack 
I~ IFTR 
l'llVX A,@DPTR 
PUSH ACC ; Put ne~ uPPer address on stack 
.JP OOIT 
Ju•P routine DIAGNOSTIC: This routine will Perfora a diagnostics 
routine on the Processor, it's ~ , and the nodes. Status 
dita ~ill be sent back to the intellect for the user's viewing, 
D I AGt«lSTI C: 
;t+++t*+flllllllllllllllllll++ff+++ff++ff*fff*ff*fff*f+fff+fffff*+fffff*f+ff 
I~ ~its for a 'start test' message to arrive. 
Then it tests: 1. external data RAN 
2. left node ae•orv 
3. ri9ht node aesorY 
4. external Pro9raa ~ 
While doins so. it for•s a rePort to be sent back to the Intellect 
Initialization 
CALL !NIT 
Test external data RAM 












































































Test left node 1t1orv 
CALL LTST 
;ffff+++f+ft++t+ffffffffffffffffffffffffffffffffffffffffff+++ffffftfffffffff 
Test risht node me•orY 
CALL RTST 
;*+ffff ... l*+ffffffflftfff ... flfff ... ffftfffffffffffffffffffffffffffffffffff 
Test Pro9raa RA" 
CALL PTST 
Here read contents of RO incre~ent UP to 010H send back to intellecti 















CJt£ R2, IOOH, CONT_ 71 
R1,JOFH •sTART• si9nal 
WRT_~ Send co..and to node 
It«: RO 
RO,I7fH,CONT_74 ; Check if stk Pntr is at li•it 
CONL7S 
CALL CHK_OUT ; Check if node is readY 
C.J£ R2,100H,CONL74 
A,@RO ; Get data fro• where RO in Pointing 
Rl,A 







; LooP again 
Check if node is readY 
Done with diagnostics 
;ttllllllllllllllllft++t+fffffffff*+fffff*+fftt++t+fffffffffffffffffffffffff 
Send REPORT back to Intellect 
;ff+++tfffffffffffflllfffffflllllllllflffllfffffffffflfffflfffffffffffttffff 
Send 'start test' message to next edge, if there is one. 
Otherwise. send 'done·' aessa9t to Intellect. 
97 
















































































Juap back to Pete's Program 
;t++~+t+t++ftftftt+tf+ff+ff+tt+tff++ftttf+tffftfffff+ftt+tfff+ttfttftf+tffft 
SUEmUTit£S 
Set uP a. rePort stack in onboard RAN Pointed to bv RO 
RePorts will be handled as follows: 
*MSB lo~ .. ans test Passed 
tThe reaainin9 nuaber after the fir~t bit is the test nu~ber 
t!f ~B is high, then the next four bvtes corre~Pond to 
1. data exPected 
2. data found 
3. & 4. address of error 
NOTE: RO Points to next •eaPtv• location al~vs. 
!NIT: MDV RO.I07FH 
tllV P2, IOOH 











:be9innin9 data to be written 



































:read loop for data ~e•. 
;OtH IS Rl DIRECT 
11:5-51 J'IACRO ASSEI'IBLER PR1.IN< 
LOC OBJ LINE sruRCE 
rea 09 746 IM: R1 
05EF ESS3 747 IDJ A,JFH 
05=1 8460FO 748 CJt£ A,IDATEND, RL.OOP 
05F47601 749 IDJ @RO,to1H ;~T SUCCESS 
05F6 18 750 ~c RO 
05F7 22 751 RET 
752 
05F8 7681 753 ERR001: IDJ @RO,f81H :Fill rtPort stack with data on trror 
OSFA 18 754 ~c RO 
OSFB F6 755 I'I)V @RO,A :Data found 
05FC 18 756 IEC RO 
OSFD E9 757 I'I)V A.R1 
OSFE F6 758 rf}J @RO,A ;Dati fXPtdtd 
OSFF 18 759 IEC RO 
0600 ES83 760 I'()V A,DPH 
0602 F6 761 rf}J @RO,A :UPPtr bYtt of address 
0603 18 762 ~c RO 
0604 E582 763 I'I)V A,IPL 
0606 F6 764 IDJ @RO,A :Lower bYtt of address 
0607 18 765 IEC RO 
0608 22 760 RET 
767 
768 LTST: TEST L£FT t«:JDE 
0609 75AOOO 769 P()V P2,100H 
060C 7590Ff no I'm P1.10FFH 
~ 7AOO n1 I'()V R2.10 
0611 908000 n2 START2: l'llV IPTR, ISOOOH 
0614 EA n3 I'IOV A,R2 
0615 F9 n4 I'()V R1,A 
0616 E9 775 Sl.oo:>2: I'()V A,R1 
0617 FO n6 rmx ~m.A 
0618 09 m It«: R1 
0619 A3 n8 1M: IPTR 
061A ES82 n9 I'()V A,DPL. 
061C 70F8 780 ~z Sl.OOP2 
061E 09 781 It«: R1 
061F ES83 782 IDJ A,IPH 
0621 B488F2 783 c...t£ A,f8SH,Sl.OOP2 
0624 908000 784 I'()V IPTR ,f8000H 
0627 EA 78S I'I)V A.R2 
0628 F9 786 I'm Rl.A 
0629 EO 787 RLOOP2: I'IOVX A,@DPTR 
062A E9 788 I'()V A,R1 
062B BS3010 739 C.JE A,PO,ERROR2 
062E 09 790 taRR2: INC R1 
062F A3 791 It«: DPTR 
0630 E582 792 1'1)\1 A,IPL 
0632 70F5 793 ..NZ RL.OOP2 
0634 09 794 IOC R1 
0635 ES83 795 I'IOV A,m-t 
99 
l'l:S-51 rw:RO ASSaiBlER PRLIM< 
LOC OBJ LUE SClM 
0637 B48BEF 796 CJt£ A.ts~.RLOOP2 
063A 7602 797 ti)V fR(),I02H ; REPORT SOCCESS 
06X 18 798 IEC RO 
063D 22 799 RET 
800 
063£ 7082 801 E:Rfi(R2: tf)V @RO,f82H ;Fill rePort stack ~ith data on error 
0640 18 802 IEC RO 
0641 A6SO 803 ti)V !RQ,PO ;&ta found 
0643 18 S04 DEC RO 
0644 F6 S05 tf)V @RO,A ;&ta exPected 
0645 18 000 DEC RO 
0646 E583 807 ti)V A,fFH 
064S F6 80S PO) @RO,A ;UPPer bYte of address 
0649 18 809 t£C RO 
064A fC'.J32 810 f'tN A,DPL 
064C Fb 811 ti)V @RO,A ;Low.r bYte of address 
0640 18 812 DEC RO 
Ob4E 22 813 RET 
814 
815 
816 RTST: ; TEST RIGHT ta:li:E 
064F 7SAOOO 817 ti)V P2.100H 
0652 7S90FF 818 tf)V P1,10FFH 
0655 7AOO 819 ti)V R2.10 
0657 90COOO 820 I'()V IJITR, IOCOOOH 
065A EA 821 I'IOV A,R2 
06SB F9 822 ti)V R1,A 
065C E9 823 Sl.oo>3: ti)V A,R1 
0650 FO 824 ti)VX @DPTR,A 
065E 09 S2S It£ R1 
06SF A3 826 It£ IJITR 
0660 ESS2 827 ti)V A,Ift 
066270FS 828 .MZ SLOOP3 
0664 09 S29 It£ Rl 
0665 E583 830 ti)V A,J:PH 
0667 B4CSF2 831 C..t£ A, IOCSH, SLOCP3 
066A 90COOO 832 ti)V IJITR, IOCOOOH 
0660 EA 833 11011 A.R2 
066£ F9 834 I'()V R1.A 
06bf EO S3S RLOCP3: I'WX A,@IPTR 
0670 E9 836 I'I)V A,R1 
0671 858010 837 C..t£ A, PO, ERROR3 
0674 09 838 t«BR3: IOC R1 
067S A3 839 It£ IfiTR 
0676 ES82 840 I'()V A,IR 
0678 70FS 841 .MZ Rl.OCP3 
067A 09 842 INC R1 
0678 E5S3 843 PO) A,DPH 
0670 B4C8EF 844 CJf\£ A.IOCSH, Rl.o.:P3 
0680 7603 845 ~ @RO,I03H ; REPORT SUCCESS 
100 
11CS-51 I1ACRO ASSa1BlER PRI..lM< 






















































































ERROR3: ~ @R(),t83H :Fill rePort stack with data on error 
IEC RO 
~ @RO,PO ;Data found 
IEC RO 
~ @RO,A :Ilih exPected 
IEC RO 
tiOV A.IPH 
~ @RO,A :UPPer bYte of address 
IEC RO 
~ A,DPL 
tiOV @RO,A :Lower byte of address 
IEC RO 
RET 
TEST AS PROORAI'f RM 
;START LOCATION FOR RM TEST PROOAAM 
PTST: MDV DPTR,ISUCCESS 
MDV R1.IPH 
tiOV R2.m. 
tiOV DPTR, IPRGI!ST 
MDV A.I02H 
MDVX tDPTR,A ;PUT OPCODE TO L..Jfl TO NEXT ROUTINE HI IW1 
IOC rPTR 
tiOV A.Rl 
rtlVX eDPTR, A 
I~ IPTR 
rtlV A,R2 
t10VX @DPTR, A 
LJPP fm'!ST 
SUCCESS: MDV @R0,104H ;rePort succtss 
DEC RO 
RET 
JuDI' routir1e REGSlOAD: This routine lili II s~nd the cc•ntents of 
the internal data rail (scratch Pad data rul SP(!cified bY the 




REGSlOAD: CALL CliiCCUT ; Ch~ck to see if node is r~ad v 
101 







































































































































R1,102H "SEND ADDRESSES" signal 
~T _C(tl . ; Send co..and 
CALL CHK_IN ; Wiit for "HERE IS ADDRESSES" 
RO, lOCH, cet4T ..21 
READ_ IN 
R1,103H, CONL21 . 
CALL CHK_Ul ; Wi.it for starting address 
RO, to3H, CONT _22 
READ-IN 
A.Rt 
R3,A ; Store starting in R3 
CALL CHY'-IN ; Wait for ending address 
RO, to3H, CONT ..23 
READ_ IN 
A.R1 
R4.A ; Store ending in R4 
CALL CHK_OUT ; Check to see if node is readY 
R2.100H, CONT ..24 
R1,10FH "START" signal 
WRT_COM ; Send signal 




A.!R1 ; Get data 
R1.A 










R1.10FOH ; "FINISHED" signal 
WRL001 ; Ser1d signal 
TASKS 
Juap routine OOIT: This routine ~:~ill send "COI'1Pl.ETED" signal 
back to the intellect. which in turn ~ill signal all thvse 
Processors along the data Path to turn off there interrruPts 
and signal those Processors to resum~ nor~) op~ration:;. 
---=====--===================--=============== 
QUIT: CALL mcOUT ; Check to see if nod~ is read1 
102 


























































































CJNE R2, IOOH, QLIIT ; If not then trY again 
R1,tOFFH ; "COMPLETED" signal 
WRT_~ ; S~nd signal out to node 











Subroutine READ_X: Reads x counter from control bvte 11 and st vr .: s 
it in the R1 rt9ist~r. 
·-------------------
DPL,IOFOH 
A,!QPTR ; Get control bite 11. 
R1,PO ; Stor~ control bvte 11 in R1. 
A,R1 
A,IOFH ; Mask out UPPer nibbl~. 
R1 ,A ; Restore Rl. 
Subroutine READ_Y: Ruds Y cour1hr from control bYte 12 &nd stor~s 
it in the Rl register. 












A,!IJPTR ; Get control bYte 12. 
R1 ,PO ; Store contro I bYte 12 in Rl. 
A.R1 




A,IOFH ; Mask out uPPer nibblt. 
R1,A ; Restore Rl. 
;-------------------------------
1 o::::: 



















































































Subroutine READ_z: Reads z counter fro• control bYte 12 and stores 









A. IIDPTR ; ~t cc•ntro 1 bYte 12. 
Rl.PO ; Store control bYt~ 12 in R1. 
A.R1 
A.IOFH ; l'lask out uPPer nibble. 
R1.A ; Restore R1. 
Subroutine WRITE_X: Writes x-axis counter back into control bYte 11 














A.I!DPTR ; Read cor.trol bYte 11. 
R2.PO ; Store control bYte 11 in R2. 
A.R2 
A,IOFOH ; ~sk out lower nibble. 






; ~sk out UPPer nibble. 
; Combine both nibbles. 
; Restore R2. 
; Restore control bYte 11. 
Subroutine WRITE_Y: Writes y-axis counter back into control bYte 12 














A, @I.PTR ; Rud contr·o 1 bYte 12. 










; Mask out UPPer nibble. 
; Exchange registers. 
; Switch uPPer and lower nibbl~s. 
; ~sk out lower nibble. 
; Combine both nibbles. 
; Restore R2. 


















































































P10VX @DPTR, A ; Restore control bvte »2. 
RET 
Subroutine WRITE_Z: Writes z-axis counter back into control bvte »2. 















A,@DPTR ; Read control bvte 12. 









; Mask out lower nibble. 
; Exchange registers. 
; Mask out uPPer nibble. 
; Co;bine both nibbles. 
; Restore R2. 
; Restore control bYte 12. 
Subroutine ~ITE_AXIS: Writes working axis code back into control bvte 11 
Working axis code is in RO. 
--------
IIUTE_AXIS: trN [R,IOFOH 
11lVX A,@DPTR ; Read control bYte 11. 
I()V R2,PO ; Store control bYte 11 in R2. 
l1lV A,R2 
ANL A,IOFH ; Mask out UPPer nibble. 
XCH A,RO ; Exchange registers. 
s~ A ; Switch UPPer and lower nibbles. 
AN.. A.IOFOH ; Mask out lower nibble. 
ORL A,RO ; Coabine both nibbles. 
l1lV R2,A ; Restore R2. 
l1lV A,R2 
11lVX @DPTR,A ; Restore control bYte 11. 
RET 
Subroutine TRANSJLEFT: Reads all 16 control bvtes froa left node 




t«:S-51 I'IACRO ASSEMBLER PRLIW. 
LOC OBJ LINE SOlRCE 
0795 EO 1096 I'«NX A,@DPTR ; Read control byte 11 from left node. 
0796 A880 1097 11)11 RO,PO ; Store control bYt~ 11 in RO. 
0798 7S82F1 1098 P10V IPL.,IOFlH 
079B EO 1099 I'IJVX A,@DPTR ; Read control bYte 12 fro~ left node. 
079C A980 1100 P10V R1,PO ; Store control bYte 12 in Rl. 
079E 7582F2 1101 II)V DPL,IOF2H 
07Al EO 1102 11lVX A,@DPTR ; Read control byte 13 from left node. 
07A2 AA80 1103 II)V R2.PO ; Stort control bYte 13 in R2. 
07A4 7582FA 1104 P10V IPL,IOF~ 
07A7 EO 1105 I'IOVX A,@DPTR ; Read control bYte Ill from left node. 
07~ AB80 1106 P10V R3,PO ; Store control bYte Ill in R3. 
07M 75S3C7 1107 II)V DPH,IOC7H ; Set data Pointer to right node. 
07AD 7582FO 1100 P10V IJ>l,IOFOH 
0700 ES 1109 •II)V A,RO 
07B1 FO 1110 I'KJVX m>TR,A ; Send control bYte 11 to right node. 
07B2 7582F1 1111 II)V OP\...IOFlH 
07BS E9 1112 P10V A.Rl 
07B6 FO 1113 P10VX @DPTR,A ; Send control bYte 12 to right node. 
07B7 7582F2 1114 I'!OV OPL,IOF2H 
07BA EA 1115 l'llV A,R2 
07BB FO 1116 I'KJVX @OPTR,A ; Send control bYte 13 to right node. 
07BC 7582FA 1117 I'IOV OPL,IOF~ 
07FF EB 1118 P10V A,R3 
07CO FO 1119 P10VX @DPTR,A ; Send control bYte Ill to right node. 




1124 Subroutine TRANS-RITE: Reads 16 control bYtes fro• right node and 
1125 writes the1 into the left node. 
1126 
1127 --------
07C2 7583C7 1128 TRANS_RITE: II)V OPH,IOC7H 
07CS 7S82FO 1129 I'KlV IPL..IOFOH 
07CS EO 1130 I'IOVX A,@IPTR ; Read control bYte 11 from right nod~. 
07C9 A880 1131 P10V RQ,PO ; Store control bYte 11 in RO. 
07CB 7582F1 1132 1'10V DP\., IOFlH 
07CE EO 1133 P10VX A,@DPTR ; Read ct~ntrol bYte 12 froiD ri9ht node. 
07CF A9SO 1134 I'!OV Rl,PO ; Store control bYte 12 in Rl. 
07D1 7582F2 1135 P10V rft..,IOF2H 
07D4 EO 1136 I'KJVX A,@IJ)TR ; Read control bYte 13 fro• right node. 
07[15 AA80 1137 P10V R2,PO ; Store control bYte 13 in R2. 
07D7 7582FA 1138 II)V OPL.IOF~ 
07DA EO 1139 P10VX A,@DPTR ; R~ad control bYte Ill fro• right node. 
07DB ABSO 1140 I10V R3,PO ; Store control bYt~ Ill in R3. 
· 07DD 758387 1141 II)V f:PH,I87H ; :.et data Pointer to ri9ht nc•de. 
07EO 7582FO 1142 I'KlV OPt..tOFOH 
07E3 ES 1143 P10V A,RO 
07E4 FO 1144 l'kJVX fi!PTR,A ; Send control byte 11 to right node. 
07ES 7582Fl 1145 1'10V rPL,IOFlH 
l(l(:. 
1'[5-51 l'tACRO ASSEMBLER PR.INK 



















































































I'IJVX eDPTR.A ; Send control byte 12 to ri~ht node. 
I'IJV J:R,tOF2H 
I'KlV A,R2 
tllVX eDPTR,A ; Send control bYte 13 to right node. 
I'IOV Cft,IOFAH 
I'KlV A.R3 
tllVX @DPTR,A ; Send control bvte #11 to right node. 
RET 
--------------------------------
Subroutine CHECKJLEFT: Reads control bYte 18 froa left node and 


















; Read control bYte 18. 
; Store control byte 18 in RO. 
; Mask out UPPer nibble. 
; Put check code in RO. 
Subroutine CHECKJRJTE: Read control bYte 18 fro~ right node and 
















; Read control bYte 18. 
; Store control bYte #8 in RO. 







I'(;S-51 MACRO ASSEI'IBLER PRLINK 

















































































001.. A,RO ; Combine both nibbles. 
110VX @DPTR,A ; Send and restore CBtS in left node. 
RET 
Subroutine ~TRED..R: Sends •not readv• si!.!nal to right control t.Ytt? 
18. 
t«lTRED..R: I'IOV DPH, IOC7H 
mY IPL, IOF7H 
mYX A,@DPTR 
mY RO,PO 




t10VX @DPTR, A 
RET 
Subroutine READ.J.EFT: Reads control bYte 19 from left node and 
PUts it into R1. 
READ-LEFT: l'tOV DPH, 187H 
l'llV IPI., IOFSH 
I'!OVX A, @IPTR 
l'llV R1 ,po 
RET 
Subroutine READ..RITE: Reads control bYte 110 from right node and 
Puts it into R1. 
READ..RITE: 1'10V [PH, IOC7H 






















































Subroutine READYJLFT: Sends •readY" signal to control bYte 18 
in the left node. 











1263 Subroutine READY-RHT: Sends •readY" signal to control bYt~ #8 










































































































































Subroutine OK_LEFT: Get check code fro• control bYte 18 in 
the left node and PUt in R2. 































Writes data in Rl to left node. CBilO 





















; 1100 0000 
; 0000 xxxx 
; 1100 xxxx 


















































































Subroutine ~_t: Sends •co..and entry• to left node. CBI8 




rm A, lOCH ; 0000 1100 
XCH A.RO 
ANL A,IOFOH ; xxxx 0000 
ORl A,RO ; xxxx 1100 
I'IOVX @DPTR,A 
RET 
Subroutine NEWDATAJR: Sfnds "newdata• to ri~ht node. 




I'IOV A,I30H ; 0011 0000 
XCH A,RO 
ANL A,IOFH ; 0000 xxxx 
001. A,RO ; 0011 xxxx 
I'IOVX !DPTR,A 
RET 
Subroutine NEWDATAJL: Sends •newdata" to left node. 
~TAJL: I10V JFH,I37H 
I'IOV [R,IOF7H 
I'm X A,@IPTR 
I'10V RO,PO 
I'IOV A,I03H ; 0000 0011 
XCH A,RO 
~ A,IOFOH ; xxxx 0000 













































































Subroutine TRAVERSE: Gtts the traversal code from control bvte #ll 
Puts the code in R2. 
TRAVERSE: I'IOIJ DPl..IOFAH 
I'()VX A,@DPTR ; Read control bYte Ill. 
MOV R2.PO ; Store control bvte Ill in R2. 
RET 
Subroutine READ_AXIS: Gets working axis code fro• control bvte 11 










A.@DPTR ; Read control bvte 11. 
RO,PO ; Store control brte ll into RO. 
A.RO 
A ; ~itch nibbles. 
A;IOFH ; Kask out UPPer nibble. 
RO,A ; Restore RO. 
--------------------------------·----------------------





1m DPL, toFFH 
A,R2 
@DPTR,A ; Send to control bvte 116. 
Subroutine R£AD_16: Reads contro I bYte 116 fr·o• node and 
Puts it into R2. 
-----------
I'!OV DPL, toFFH 
A,@DPTR 
R2.PO 
Subroutine lolA IT: This sut•routine de I avs the PrC•CHsor for 
aPProximatelY one second. Hois is onl Y 
112 




















1446 for a 6.0 Mhz cYcle. if the clock rate changes then new valu~s 
1447 for R4.RS,R6 1ust be made according to the following equation. 
1448 For one second to elaPse. there must be 500.000 machine cYcles 
1449 that 1ust go by, btcause there are 12 clock cYcles Per 1 machine 
1450 CYCle. 













































Numbers found for this equation are based on trial and error. 
The nuabers used for this subroutine are (decimal!: 
R4 = 49 
RS=SS 
R6 = 90 















Subroutine CHK_OUT: This subroutine uses R7 to determine where 
Ot<..OIJT: 
the interruPt came from. and makes call to either OK_RIGHT or 
a<-LEFT.-hich will check the status of the node if it is ok teo 
trans1it data through the data Path to the intellect. It will 
return the status bYte in R2. 








Subroutine ~LCOM: This subroutine uses R7 to determine 111herC! 
the interruPt Calf fro1. and 111rites out the data found in R1 
to either node using WRITE-RITE or WRITE_LEFT. Data is SPecified 


















































































Subroutine CHI<-IN: This subrc•utine uses R7 to deteraine where 
the interruPt came from, and checks the status of a node using 
either CHECKJRITE or CHECKJLEFT. This checks to see if a node 
has new data to be read bY the Processor. The status bYte ~ill 









MORE.. OS: RET 
Subroutine READ-IN: This subroutine uses R7 to detera1ne where 
READ_ IN: 
l'ftlRE..06: 
the interruPt ca11e fro11. and rnds in the data fro• a node 
using READ-RITE or READJLEFT. The data is Placed in Rl. and 














Subroutine WRT_DATA: This subroutine uses R7 to determine where 
the interruPt calllt fro1. writes the dita found in Rl to a ncode 
using 14RITEJRITE or WRITE_LEFT. The data is sPecified as data 
















I'CS-51 I'1ACRO ASSEMBLER PRLINK 
LOC OBJ 
094E 
SYMBa.. TABLE LISTING 
NAI1E T Y P E 
ACC: •••• D ADDR 
AGAHLR4 • C ADOO 
AGAIN..RS • C ADDR 
AGAIN.Jlb • C ADDR 
AGAIN ••• C ADDR 
AXISID •• NJIB 
B ••••• · D ADDR 
O£CIUEFT C ADDR 
O£CK..RITE C ADDR 
Of<...IN •• C ADDR 
OI<..INT •• C ADDR 
OI<..OOT •• C ADOO 
ot<YATH • C ADDR 
OHUXIS. C ADOO 
roRETE. C ADDR 
C(WT_03 •• C ADDR 
CONL05 •• C ADDR 
C(WT_07 •• C ADDR 
ctWLlO •• C ADM 
COOLlS. • C ADDR 
CONL17 •• C ADDR 
C(WT_20 •• C ADDR 
C00-21 •• C ADDR 
ctWL22 •• C ADDR 
coo_."3 •• C ADDR 
C00..24 •• C ADDR 
CCtiT-25 •• C ADDR 
ctWT..2b • • C ADDR 
C00..27 •• C ADDR 
COOL2S •• C ADDR 
llWL30 •• C ADDR 
C(WT_32 •• CA[li)R 
WfL33 •• C ADDR 
CCWL34 •• C ADDR 
C(WT_3b •• C ADDR 
C(WT_38 •• C ADDR 
CONL39 •• C ADDR 
IXWL40 •• C ADDR 


















































; TemP. storage for 2 bvtes 
PK:S-51 I'1ACRO ASSa!BLER PRL!Nt< 
H A l'fE TYPE VALUE A T T R I B U T E S 
lnfL49 •• C ADDR 054BH A 
CCWLS4 •• C ADDR 0551H A 
W.L57 •• c ADm 05S7H A 
COOL62 •• CAD~ 0502H A 
COOT_68 •• C ADDR 0718H A 
CONT_71 •• C ADDR OS95H A 
COOT_73 •• C ADffi OSAOH A 
CCHL74 •• C ADDR OSA7H A 
CttfL75 •• C ADffi OSB4H A 
coor_n . . C ADDR OSAAH A 
COOT_79 •• C ADDR OSB2H A 
' 
CONL84 •• C ADDR 0377H A 
ccm_ss .• C ADDR 0338H A 
CGIL86: • C ADDR 03D4H A 
COOL87 •• C ADDR 03ESH A 
DATA...PATH. C ADDR 035FH A 
DATEND •• N.JI1B 0060H A 
DATST ••• NUI1B 4000H A 
DIAGNOSTIC C ADM O~bH A 
IJlti. • • • D ADDR 0033H A 
m.. . . . D ADDR ()(l82H A 
DTST • • • C ADDR OSCAH A 
M..OAD •• c ADm 0458H A 
ERROR! • , C ADDR 05F8H A 
ERRm2 •• C ADDR 063EH A 
ERROR3 •• C ADDR 0684H A 
EXECUTE. • C ADDR 0540H A 
EXTRA..!. , C ADDR 032CH A 
lEer£ •• C ADDR OtEOH A 
GETTRE •• C ADDR 01ECH A 
GETT\rl) •• C ADOO OlEbH A 
GO_ON •• , C ADOO OlCFH A 
IDlLl •• C ADDR OtCCH A 
IrlE ••• C ADDR 02S7H A 
IE •••• D ADDR OOA8H A 
INIT ••• c ADm OSClH A 
I.EFTSET •• C ADDR 019FH A 
LTST ••• C ADDR 0609H A 
I'ULOO •• C ADDR 0912H A 
I'DL01 •• C ADDR 0914H A 
l'm£..02. • CADDR 091FH A 
l'llRE..03. • C ADDR on3H A 
I'IJRE..04 •• C ADDR 092CH A 
I'!ORE..05 •• C AD[fR 092FH A 
I'ICIL06. • C ADDR 093AH A 
I'OL07 •• C ADDR 093EH A 
I'OlE..OS •• C ADDR 0949H A 
rmE-.09 •• C ADDR 094DH A 
~-1 • • C ADDR 01EFH A 
IOLlO •• C ADDR 020BH A 
11(:. 
P[S-51 I'IACRO ASS81Bt.ER PRLI~ 
NAI1E TYPE VALUE A T T R I B U T E S 
PDL12. • C ADDR 0419H A 
POl£..14. • C ADDR 02A2H A 
I()RE_lS. • C ADDR 02ASH A 
IOlE..17 •• C ADDR 0293H A 
POl£..18. • C ADDR 028DH A 
rmE..19 •• C ADDR 02DBH A 
~ .. C ADDR 01F6H A 
lllRE_20 •• C ADDR 02CFH A 
I'!OfL.21 •• C ADDR 0231H A 
ft(llE_22, • C ADM 0222H A 
tllRE_23 •• C ADDR 022BH A 
PDL24 •• C ADDR 02BAH A 
I'KlRL.~ •• C ADDR 029CH A 
Plf<E...26 •• C ADM 0201H A 
PmE-27 •• C ADDR 02AEH A 
IIJ(E_28, • C ADDR 02C1H A 
~ .. C ADDR 02C6H A 
PUlE...30 •• C ADDR 042FH A 
PDL31 •• C ADDR 0426H A 
POL32 •• C ADM 0434H A 
POL33 •• C ADOR 043AH A 
POL34 •• C ADDR 0440H A 
POL35 •• C ADDR 0446H A 
PUlE...36 •• C ADM 044CH A 
PDL37 •• C ADDR 0452!-1 A 
I'IME..4 •• C ADDR 0231H A 
IOL42. • C ADDR 0463H A 
POL43. • C ADOR 046FH A 
PmE.-44 •• C ADDR 04iAH A 
I'DlE..4S. • C ADM 043SH A 
t0L47 •• C ADDR 049<*i A 
POL48 •• C AOOR 04B2H A 
IUL49 •• C ADDR 049CH A 
POLS •• C ADDR 0241H A 
fULSO •• C ADOR 0324H A 
IULS1 •• C AOOR 0327H A 
flf<£..52. • C ADDR 0338H A 
I'OLS4 •• C ADDR 0349H A 
P«lRE..SS. • C ADDR 034EH A 
PmE.-57 •• CAODR 02E6H A 
IOL6 •• C ADOR 024f!H A 
IUL60 •• C ADOR 036SH A 
PDL61. • C ADDR 03A5H A 
fUL62. • C ADDR 0335H A 
IUL63 •• C ADDR 0396H A 
IUL65 •• C ADDR 03B1H A 
PmE..7 •• C ADDR 02FCH A 
I'DL70 •• C ADM 03Bili A 
PmE.-71 •• C ADDR 03~-M A 
roL72. • C ADM 0401H A 
117 
IOL73. • C ADDR 03E2H A 
lmE..74 •• C ADDR 03F3H A 
PllRE..75 •• C ADDR 040DH A 
lmE..S •• C ADDR 0303H A 
I'OL9 •• C AODR 02S4H A 
f60l'I.J. • C ADDR 08AAH A 
temU. C ADDR 0399H A 
t£WDATA.J.. C ADDR 08CCH A 
tEWDATA_R. C ADDR OOBBH A 
r«lANSWER • C ADDR 031BH A 
tllERRl •• C ADDR 05E3H A 
t«:(RR2 •• C ADDR 06.2EH A 
taRR3 •• C ADDR 0674H A 
MlLOOHE. C ADDR 02SAH A 
t«:lTRED.J. • C ADOR OS12H A 
NlTRED-R. C ADDR ~ A 
a<.J.EFT •• C ADDR OS79H A 
oc.RIGHT • C ADDR 086AH A 
PO •••• D ADDR OOOOH A 
Pl •••• D ADDR 0090H A 
P2 •••• 0 ADOR OOAOH A 
P3 •••• D ADDR OOBOH A 
PATH.J.EFT. C ADDR 02E9H A 
PATH-RIGHT C ADDR 030t.H A 
PRGl1ST •• tlJt1.B 4000H A 
PS:I.I. • • • D ADDR OODOH A 
PTST ... C ADDR 069SH A 
QUIT ••• C ADDR 0700H A 
REAIL16. • C ADDR OSFOH A 
READ-AXIS. C ADOR ~4H A 
READ_IN •• C ADDR 0930H A 
READ.J.EFT. C ADDR OS34H A 
READ-RITE. C ADDR 003EH A 
READ_X •• C ADDR 0724H A 
READ_Y •• C ADDR 072FH A 
READ-1 •• C ADDR 073EH A 
READV..LFT. C ADDR OS4l3H A 
READY_RHT. C ADDR OSS9H A 
REGSl.OAD • C ADDR 06AFH A 
RIGHTSU • C ADDR 01B2H A 
Rl..OOP ••• C ADDR 05E4H A 
Rl..OOP2 •• C ADDR 0629H A 
RLOCP3 •• C ADDR 066FH A 
RTST ... C ADDR 064FH A 
SlOCP ••• C ADDR OSDlH A 
Sl<XF2 •• C ADDR 0616H A 
Sl0Cf>3 •• C ADDR Ob5CH A 
~ .... D ADDR 0081H A 
START ••• C ADDR OC'...ccH A 
STMT2 •• C ADDR 0611H A 
STARTMAIN. C ADDR OlOOH A 
SOCCESS •• C ADDR OOABH A 
TASKS. • • C ADDR 041BH A 
TCON ... 0 ADDR 008'3H A 
~T •• C ADDR 094EH A 
11 ::: 
I'CS-51 I'IACRO ASSEl'IBLER PRLINK 
NA"E T Y P E VALUE A T T R I B U T E S 
TRANS ..LEFT C ADDR 078FH A 
TJW.lS.JUTE C ADDR 07C2H A 
TRAVERSE o C ADOO OODDH A 
TRY_Yo o • C ADDR 0107H A 
TRY_l ••• C ADDR OlDDH A 
lFUWl •• C ADDR 04B~ A 
WAIT ••• C ADDR 08FDH A 
IIUTL16 • C ADDR OEf'OH A 
IIUTLAXIS C ADDR 077DH A 
I.RITLLEFT C ADDR 0890H A 
IIUTLRITE C ADDR 0007H A 
!.RITE-X •• C ADDR 0749H A 
I.RITE-Y •• C ADDR OJCA-1 A 
I.RITLZ. o C ADDR 076CH A 
WRT_Wf •• C ADDR 0915H A 
I.RT..DATA o C ADDR 093FH A 
REGISTER BANK<S> USED: 0 
ASSatBLY W1fUTE, NO ERI\'OR'3 FOimD 
119 
ASI'ISO :F9: USLIM<. SRC 
















0003 CDOOOO E 
0006 31840E c 
0009 21SA04 c 
OOOC CDAFOO c 
OOOF 218204 c 
0012 CDAFOO c 
0015 212BOS c 
0018 CDAFOO c 
001B 219704 c 
001E CDAFOO c 
0021 21;£04 c 
0024 CDAFOO c 
0027 21CB04 c 
002A CDAFOO c 
002D 21EE04 c 
LINE SQtgE STATEI1ENT 
1 ;THIS PROGRAI'f WILL ALLOW THE USER TO C01'111t.WICATE WITH THE 3D ~TWORI< 
2 ; .a-IIC!i SlflJLD GIVE THE USER FULL COOTROL. CF Tt£ ~'T\oJOOKS OPERATION. 
3 ; WRITTEN BY: PETER LE£ 
4 ; I'IARCH 7' 1985 
S ; ADSL 
6 ; 
7 ; INITifi.lZE EXTERNfi. ROUTINES 
8 EXTRN CI ; SYSTEI'I ROUTINE TO READ CHARACTER Fro1 KEYBOARD 
9 EXTRN co ;SYSTEI't ROUT!~ TO OliTPUT CHARACTER TO SCREEN 
10 EXTRN UI ;SYSTEM ROUTINE TO READ DATA FROM INTERFACE 
11 EXTRN 00 ;SYSTEI't ROUTINE TO SE}ID DATA TO INTERFACE 
12 EXTRN ISIS ;SYSTEI'I ROUTINE FC~ FILE HANDLING 
13 EXTRN LfPS ;SYSTEI't ROUTINE FOR PROM PORT 
14 ; 
1S ; INITifi.IZE VARIABLE PARAMETERS 
16 LF EQU MY ;ASCII F~ LU.£ FEED 
17 CR EQU ODH ;ASCII FOR CARRIAGE RffiiRM 
18 EXIT EQU 9 ;IDENTIFIER FOR EXIT ROUTINE 
19 IHTR EQU SOOOH ; IDENTIFIER FOR SEITH~ WTERRlPT 
20 RSET EQU 4000H ; IEDTIFIER FOR RE-SETIING INTERRl.IPT 
21 OPEN EQU 0 ;SYSTEI'I CALL IDENTIFIER FOR OPEN ROUTitJE 
22 READ EQU 3 ;SYSTEI'I CALL IDENTIFIER FOR READ ROUTINE 
23WRITE EQU 4 ;SYSTEI'I CALL IDENTIFIER FOR WRITE ROUTINE 
24 CLOSE EQU 1 ; SYSTEI't CALL IDENTIFIER FOO CLCJC...E ROUTH£ 
2S DIAG EQU 04H ;DIA(H}STICS TASK IDEm'IFIER 
26 EXEC EQU 03H ;EXECUTION TASK IDelTIFIER 
27 LOAD EQU 02H ;LOADIN TASK IIDTIFIER 
28 STOO EQU 01H ;STMOOT TASK IDENTIFIER 
29; 
30 CSEG 
31 INIT: UI D,RSET 
32 CALL 00 ; PlAKE SURE INTERRI.PT IS RESET 
33 LXI SP,STKTOP 
34 LXI H,l£51 
3S CALL PRINT ; •lo£Lcor£ TO THE USER C0111'1UNICATION LINK• 
36 COf'IANI)S: LXI H,l'£52 
37 CALL PRINT ;•VALID COMMANDS ARE:" 
38 LXI H,f'IES9 
39 CALL PRINT ;•(ClHECI< NOrE ROUTHIE" 
40 LXI H,l£53 
41 CALL PRINT ;•<DliAGNOSTICS ROUTINE" 
42 LXI H,l£54 
43 CALL PRINT ;•<E>XECUTE EDGEBOARD ROUTINE" 
44 LXI H,I£SS 
4S CALL PRINT ;•<LJOAD DATA FRa'l NODE/EDGE MEMORY" 
40 LXI H,l'£50 
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ISIS-II 8080/8085 MACRO ASSEMBLER, V4.1 MODULE 
LOC OBJ 
0030 CDAFOO c 
0033 211005 c 
003b CDAFOO c 
0039 CDBBOO c 
003C cooooo E 
003F FE43 
0041 CA6000 c 
0044 FE44 
0046 CA6900 c 
0049 FE45 
0048 CA8000 c 
004E FE4C 
0050 CA8900 c 
0053 FE53 
0055 CA9200 c 
0058 FESt 
005A CA9BOO c 
005D C30FOO c 
0060 213306 c 
0063 CDAFOO c 
0060 C33900 c 
0069 213606 c 
006C CDAFOO c 
006F CD1C04 c 
0072 215406 c 
0075 3604 
oon cocsoo c 
007A COC100 c 
0070 C33900 c 
0080 213906 c 
0083 CDAFOO c 
0086 C33900 c 
LINE SOORCE STAID!ENT 
47 CfU PRINT ;•(SlTORE DATA TO NODE/EDGE MEMORY" 
4S LXI H.I'!ES7 
49 CfU PRINT ;•(QlUIP 
50 f'(JRE: CALL PROMPT ; PROMPT USER 
51 CALL CI ;GET CHAR 
52 CPI 'C .. 
53 ,JZ OfECKNOD ;GOTO O£CK tllDE ROUTINE 
54 CPI 'D' 
55 JZ DIAG:OS ;GOTO DIAGNOSTICS ROUTINE 
56 C?I 'E' 
57 JZ EXECUTE ; GOTO EXECUTE ROUTH.£ 
58 CPI 'L' 
59 J2 LOAD IN :GOTO LOADIN ROUTINE 
60 CPI 'S' 
61 JZ STOROOT ;GOTO ST~OUT ROUTINE 
62 CPI 'Q' 
63 JZ BYEBYE :GOTO BYEBYE ROUTINE 
64 • COI'fANDS ;NO VALID COI'Ir'IANDS ENTERED, TRY AC>AIN 6S ; 
66 ;tt+tff ....... +tftftft+tft+t+ffftttfffffffffttft+fffffftff+f+ffttfftftf 
67 ; 0£0000 ROUTINE 
b8 !+tfftf+tf+tfff+ffffffftfffff+ff+tfttfffffffff+ffttftfftfft+fftffffffff 
69 O£a<NOD: LXI H.ECHOC 
70 CAll. PRINT ·; ECHO C01111AND C 
71 ...tP I'KlRE 
72; 
73 !llllllllf+tf+tfffffffffffttt++fftf+tffft+tftft+tffffffff+fffftffffffff 
74 ; DIA(N)STIC ROUTH£ 
75 !+tft+tftffff+tftffffffffff+ttttfffffftttttftftfftfftffffftt+ffttffftff 
76 DIAtHlS: LXI H.EOiOD 
n CfU PRINT ; ECHO C01'111AND D 
78 CALL CLRCBS ; CLEAR OUT CO~ITROL BYTES 
79 LXI H.CNTRL3 ; LOAD POINTER TO TA~~ CONTROL BYTE 
80 I'!VI ,.,DIAG ; LOAD DIAGNOSTIC TASK IDENTIFIER 
81 CALL PROCESSOR ; GET POSITION OF DESIRED PROCfSSOR 
82 CAll. INTERPT ; INTERRLPT NODE 
83 .liP I'm£ 
34 ; 
85 ; +tftftffff+tffffff+tftffftf+tfftf+tf+tft+ftt 111111 I I f+f+ffffff+tfttf+t 
86; EXECUTE ROUTINE 
87 !fffffftf+tf+ff+tfffffttffftf+tffffffff+ffffffffffffffffff+fffffffff+tf 
3S EXECUTE: LXI H.EOIDE 
89 CALL PRINT ; EOiCI COI'II'IAND E 
90 ..tP l'llRE 
91 ; 
92 ;ttf+f+tftffffffffffffff+tftff+tfffffff+ffffffffffffffftffffffftftfffff 
93 ; LOADIN ROUTINE 
94 ;+tffffff+tftfffffff+tfff+fffffffttfffftfft+ffffffffftffftfftffffffftff 
121 
ISIS-II 8080/SOSS HACRO ASSEMBLER, V4.1 l'llfU.E 
LOC OBJ 
OOS9 213C06 c 
008C CDAFOO C 
000:: C33900 c 
0092 213F06 c 
0095 CDAFOO C 
009S C33900 c 
0098 214206 c 
009E CDAFOO C 
OOAl 211005 C 
OOA4 CDAFOO C 
OOA7 OE09 
OOA9 115604 C 
OOAC COOOOO E 
oorr 4E 





OOBS C3AFOO C 
0088 OE2A 
OOBD COOOOO E 
ooco C9 
Lit£ SOORC£ STATEMENT 
95 LOADIN: LXI H,ECHOL 
96 CALL PRINT :ECHO ~D L 
97 .J1P IQE 
98; 
99 ;ttftff+*fffff+*f+*tfffftfffftff+*fffff+ttffftftf+tfffftfttfffffffftfff 
100 ·; STOOJT ROUTINE 
101 ;ttttffffffffff+*ftffffffffffffffffffffftftfffftffffftftfffftfftftfffff 
102 STOROUT: LXI H,ECHOS 
103 CALL PRINT :ECHO C0111'1AND S 
104 .IF l'llRE 
lOS ;ffffftffffttttftttlfttttffftttttttttftttftttttttttfffttttttttttttttttt 
106 ; BYEBYE ROUTH£ 
107 ;tfffffllllllllllffffffftfftfffffftffff+tfftfffftffffffffffffffftffffff 
108 8YEBYE: LXI H,ECHOQ 
109 CALL PRINT :ECHO COI'II'IAND Q 
110 LXI H,MESB 
111 CALL PRINT ;•RETtJRNit-«; TO ISIS" 
112 lf./I C,EXIT :LOAD PARAMETER 
113 LXI D,EBLJ< :LOAD PARAI'IETER ADDRESS 
114 CALL ISIS :EHD 
115 ;ttfffffffffffffffff+ttfffffffffft+ttff+tfffffffftff+ttfffffftffftf**+f 
116; 
117 ; SUBROOTit£S 
118 ; 
119 ;tllllllllllllfffffffffff ... ffffffffffff ... fftftfffffffffftffffffffffff 
120 ; ------============= 
121 ; SUB: PRINT 
122 ; IESTROYS: C. A, ll. 
123 ; PARMElERS: ll. OOLDIOO ADDRESS TO J'ESSAGE, ENDS IN LF AND CR 
124 ; IESCRIPTI~: PRINTS OOT A STRit-«; CF CHARACTERS ENDING IN LF AND CR 
125 ; 
126 ; 













:LOAD CHARACTER INTO C REGISTER FROI1 /'!EltJRY 
; SEND CHARACTER TO SCREEN 
:LOAD CHM n.'TO A REG. FROI'I te10RY 
;Q£0< IF CHM IS A CARRIAGE Rrn.JRN 
; IF YES THEN RETURN FRCfl SUBROUTINE 










IESCRIPTI(J4: SEND A PROI1PT CHAR TO srnEEN l~/0 LF AND CR 
139 :========= --------------------------





:PUT PROI'PT CHAR INTO C REG 
; OUTPUT CHAR TO SCREEN 
ISIS-II SOS0/8085 I'IACRO ASSEMBLER, V4.1 I'IODULE 
LOC OBJ 
OOC1 010080 
OOC4 CDOOOO E 
OOC7 C9 
OOC3 214105 c 
OOCB CDAFOO C 
OOCE 216AOS C 
0001 CDAFOO C 






0000 218COS C 
OOEO CDAFOO C 
OOE3 CDBBOO C 






OOEF 21AOOS C 
OOF2 CDAFOO C 


















B, INTR :LOAD INTERRUPT SIGNAL 
; INTERRUPT NODE 






















IESCRIPTI~: Cilculatts the Position of a sPecified processor froa 
the tiven coordinates (x,y,z) of the nodes that are on 
oPPosite sides of the edte board (processor>. Tht 
correct traversal code •ill also be deterained in order 
to reach the desired ~rocessor in the network. 
There are three tYPes of traversals: 
A: X > Y > Z ( code = OlH > 
B: Y ) Z ) X ( code = 02H > 
c: Z > X > Y ( code = 03H l 
Fro• the traversal chosen. the corr~ct axis will be 
























PRINT ; •ENTER n£ COORDINATES !X,Y,Z> CF ONE CF THE~ 
H,l'£511 
PRINT •NODES CONNECTED TO Tl£ PROCEse...OR" 
D,COOml ; LOAD POI~'TER TO BUFFER CF FIRST SET COORDS 




PRINT •ENTER X COOOJINATE" 
PROI'FT 





PRINT "ENTER Y COORD I NATE• 
1 '")•"':• 
·-· 
ISIS-II 8000/8085 I'IACRO ASSEMBLER, V4.1 rflDULE 
LOC OBJ LINE sru:a STA TEI'!ENT 
OO:S CDBBOO c 191 CALL PROI'PT 
OOFS CDAD02 c 192 CALL GET COR 
OOFB :E2C 193 l'tVI A I I ' . 
OOFD EB 194 XCHG 
OOFE n 195 rf)V I'!, A 
OOFF 23 196 INX H 
0100 EB 197 xcoo 
0101 21B40S c 198 LXI H,t£514 
0104 CDAFOO c 199 CALL PRINT ; "ENTER Z COORDINATE" 
0107 CDBBOO c 200 CALL PROI'IPT 
010A CDAD02 c 201 CALL GET COO 
0100 19 202" DCX D 
010E EB 203 xoo 
010F 224E06 c 204 SH.D ENIPTl ; ST~ THE POINTER TO THE END OF THE BUFFER 
0112 21C805 c 205 LXI H.I'IES1S 
o11s crwoo c 206 CALL PRINT ; "ENTER THE COORDINATES <X, Y.Zl Of n£ OTHER" 
0118 21F40S c 207 LXI H,t£S16 
0118 CDAFOO c 208 CALL PRINT ; "OODE ~ n£ Oll£R SIDE OF n£ PROCESSOR" 
011E 117206 c 209 LXI D.COOOD2 ; LOAD POINTER TO BUFFER OF SECOND COORDS 
0121 :E2C 210 l'tVI A I I 
' ' 0123 EB 211 xcoo 
o124 n 212 f'(N I'I,A 
0125 23 213 INX H 
0126 EB 214 xcm 
0127 218C05 c 215 LXI H,I£S12 
012A CDAFOO c 216 CALL PRINT ; "ENTER X COORDINATE" 
012D CDBBOO c 217 CALL PROPPT 
0130 CDAD02 c 218 CALL GET COR 
0133 EC 219 l'tVI A I I ' . 
0135 EB 220 XCHG 
ot36 n 221 I'IOV I'!, A 
0137 23 222 INX H 
0138 EB 223 XCHG 
0139 21AOOS c 224 LXI H,l'£513 
01X CIWOO c 22S CALL PRINT ; "ENTER Y COOODINATE" 
01~ CDBBOO c 226 CALL PROI"PT 
0142 CDAD02 c 227 CALL GET COR 
0145 L"C 228 l'tVI A I I 
' ' 0147 EB Z29 xoo 
0148 n 230 f'(N I'!, A 
0149 23 231 INX H 
014A EB 232 XCHG 
0148 21B405 c 233 LXI H,I£S14 
014E CDAFOO c 234 CALL PRINT ; "ENTER Z COORDINATE" 
0151 CDBBOO c 235 CALL PROI'IPT 
0154 CDAD02 c 22-0 CALL GET COR 
0157 19 Z37 DCX D 
0158 EB 238 xcoo 
124 
ISIS-II BOSO/SOSS MACRO ASSEMBLER, V4.1 ..:JOULE 
LOC OBJ LI~ sru:lCE STAIDENT 
0159 225006 c 239 SK.D ENDPT2 
015C EB 240 xcoo 
01SD 114506 c 241 LXI D,ZrolD1 ; DE: POINTS TO r£11 LOCATI~ TO Z COORD! 
0160 EB 242 XCHG 
0161 3600 243 l'tVI l'f,OOH 
0163 EB 244 XO«J 
0164 2A4E06 c 245 ULD ENI:fTl ; LOAD END POINTER TO COORD1 
0167 CDSA03 c 246 CALL COI'!BIN ; COMBINE 1.10.100 DIGITS OF COORDINATE 
016A 114606 c 247 LXI D,YCOOD1 ; POINTS TO I'IE11 LOCATION TO Y COORD1 
016D EB 248 xoo 
016£ 3600 249 l'tVI l'f,OOH 
0170 EB ~0 xcoo 
0171 CDSA03 c 251 CALL COI'IBIN 
0174 114706 c ~2 LXI D.XCORD1 ; POINTS TO r£1'1 LOCATIOO TO X COORD1 
o1n EB 2S3 xoo 
0178 3600 254 l'tVI J1,00H 
017A EB 2S5 XCHG 
017B CDSA03 c 256 CAl.L COI'!BIN 
017E 114S06 c ·'51 LXI D, ZCORD2 
0181 EB 2S8 XCHG 
0182 3600 259 I'IVI "'OOH 
0184 EB 260 xoo 
0185 2AS006 c 261 ULD ENIW'T2 ; LOAD END PO INTER TO COORD2 
0188 CDSA03 c 262 CAl.L COI'IBIN ; COMBINE 1.10.100 DIGITS OF COORDINATE 
0188 114906 c 263 LXI o.~D2 
01SE EB 264 xoo 
018F 3600 265 l'tVI I'I,OOH 
0191 EB 266 xoo 
0192 CDSA03 c 267 CAl.L CCf!BIN 
0195 114AOO c 2b8 LXI D,XrolD2 
019S EB 269 XCHG 
0199 3600 270 l'tVI 1'1.00H 
0198 EB 271 XCHG 
019C CD5A03 c 272 CAl.L Ol1BIN 
019F CDBFOl c 273 CAl.L 0£0< ; IETERl'l INE WHICH COORDINATE IS DIFFERENT 
01A2 214806 c 274 LXI H, XCOORD 
01A5 CD2C04 c 275 CALL DISPI..Y 
01A8 214C06 c 276 LXI H,YCOORD 
OlAB CD2C04 c m CAl.L DISPLY 
01AE 214006 c 278 LXI H,ZCOORD 
01B1 CD2C04 c 279 CAl.L DISPlY 
01B4 (£0A 2SO l'tVI c.u: 
01B6 cooooo E 281 CAl.L co 
01B9 (£00 282 I'IVI c.CR 
01BB CDOOOO E 283 CAl.L co 




ISIS-II 8000/SOSS MACRO ASSEMBLER, V4.1 I'!ODULE 
LOC OBJ Lit£ SClfiCE STATE11ENT 
ZS7; 
288 ; SUB:O£CK 
Z89 ; DESTROYS: 
290 ; PAAA"!ETERS: a: POINTS TO ~DINATES 
291 ; A: HCU)S CM CF THE ThQ COORDS 
292 ; RETtmNS: 
293; ~SCRIPTION: t£TERr1INES lf!ICH rF THE COORDINATES DIFFER BY ONE 
294; A CERTAIN CODE WILL BE PLACE IN ' CORDIF ' lr.'HICH WILL 





01BF 218206 c 299 O£CJ(: LXI H.CORDIF 
01C2 3bOO 300 ltV I 11.00H 
01C4 214706 c 301 LXI H,XCIJID1 
01C7 7E 302 fllV A,l1 
01C8 214A06 c 303 LXI H,XCORD2 
01CB BE 304 Cl'1P 11 
OlCC CAF201 c 305 JZ tfJR£22 
01CF Cb01 306 ADI 01H 
0101 BE 307 Cl'f 
" 0102 CAE401 c 308 JZ ~ 
0105 0602 309 SUI 02H 
0107 BE 310 Cl'f 11 
0108 CAE401 c 311 JZ ~"3 
01DB 211006 c 312 IQlE24: LXI H,I£S17 
01~ CDAFOO c 313 CALL PRINT ; •ERR(R IN COORDINATES" 
01E1 C39BOO c 314 ..IF BYEBYE 
01E4 218206 c 315 1'100E23: LXI H.CORDIF 
01E7 7E 316 l'fJV A,l1 
01£8 FEOO 317 CPI OOH 
OlEA C2DB01 c 318 ~z ltlP.E24 
01ED 3601 319 I'IYI 11,01H ; LOAD X CODE 
01EF ~601 c 320 ..IF rtORE25 
01F2 214806 c 321 I'K)RE22: LXI H, XCOORD 
01FS n 322 l'fJV 11,A 
01F6 214606 c 323 I'(IRE25: LXI H. vcmo1 
01F9 7E 324 tf}J A,l'1 
01FA 214906 c 325 LXI H,Yeffi02 
01FD BE 326 OF 
" OlFE CA1E02 c 327 JZ I'K)R£26 
0201 Cb01 32S ADI 01H 
0203 BE 329 01P 11 
0204 CA1002 c 330 JZ 110RE27 
0207 Db02 331 SUI 02H 
0209 BE 332 CI1P 1'1 
020A CA1002 c 333 JZ I'K)RE27 
0200 C3DB01 c 334 .. ~ l'lll1E24 
126 
ISIS-II 8080/8085 "ACRO ASSEHBLER, V4.1 110DULE 
LOC OBJ LINE st1.m STATEMENT 
0210 218206 c 335 PmE27: LXI H,CORDIF 
0213 7E 336 lf)V A,l'1 
0214 FEOO 337 CPI OOH 
0216 C2DB01 c 338 .MZ rllRE24 
0219 3602 339 MVI 1'1.02H : LOAD Y CODE 
021B C32202 c 340 ...., Pm£28 
. 021E 214C06 c 34i lfJRE26: LXI H,YCOORD 
0221 n 342 l'f}J 11,A 
0222 214506 c 343 I'IJRL"'S: LX I H.2CORD1 
0225 7E 344 lf}J A, I'! 
0226 214806 c 345 LXI H.2CORD2 
0229 BE 346 Of> 1'1 
022A CA4A02 c 347 JZ ~9 
022DC601 348 ADI OlH 
022f EE 349 OIP 1'1 
0230 CA3C02 c 3SO JZ IIJRE30 
0233 0602 351 SUI 02H 
0235 EE 352 OIP 
" 0236 CA3C02 c 3S3 JZ lf)R£30 
0239 C3DB01 c 354 ...tP l'llRE24 
023C 218206 c 3S5 1'(1Rf30: LXI H.CORDIF 
023F 7E 356 I10V A,J'1 
0240 FEOO 357 CPI OOH 
0242 C2DB01 c 358 JN2 r.JRE24 
0245 3603 359 MVI 11.03H : LOAD Z CODE 
0247 C34E02 c 360 ,., 1'00£31 
024A 214006 c 361 I'!ORE29: LXI H.ZCOORD 
024D n 362 I10V I'!, A 
024E 218206 c 363 IIJRE3t: LXI H,COROIF 
0251 7E 364 I10V A, I'! 
0252 FE01 365 CPI OlH 
0254 C27102 c 36b JN2 l'mE32 
0?57 214706 c 367 LXI H,XCOR01 
025A 7E 368 I'KlV A,l'1 
02SB 214A06 c 369 LXI H,XCMD2 
025E EE 370 OIP 1'1 
0~ FZ6A02 c 371 ~ l'm£33 
0262 7E 372 I10V A,J'1 
0263 214806 c 373 LXI H.XCOORO 
0266 n 374 l'f}J 1'1,A 
0267 C3AC02 c 375 ....., l'(lR£34 
026A 214806 c 376 1'10RE33: LXI H.XCOORD 
0260 n - 3n l'{lV M,A 
026E C3AC02 c 373 .Jfl IIJRE34 
0271 FE02 379 1'(1Rf32: CPI 02H 
0273 C29002 c 380 ... z l'm£35 
0276 214606 c 331 LXI H.YCORDl 
0279 7E 382 I10V A, I'! 
127 
ISIS-II 8080/8085 I'IACRO ASSEMBLER, V4.1 110DULE 
LOC OBJ LINE &V.m STATEI'1ENT 
027A 214906 c 383 UI H.~D2 
0270 BE 3S4 OF 1'1 
027E F2S902 c 385 JJ I'OlEJb 
0281 7E 386 PllV A,l't 
0282 214C06 c 387 LXI H,YCOORD 
0285 n 3SS f'lN ·l't,A 
0286 C3AC02 c 389 ..., l'llRE34 
0289 214C06 c 390 ltJREJb: LXI H,YC!mD 
o28C n 391 f'lN I'!, A 
028D C3AC02 c 392 ..tP lmE34 
0290 FE03 393 tm35: CPI 03H 
0292 C2DB01 c 394 .JfZ I'()RE24 
0295 214506 c m LXI H,ZCORDl 
0298 7E 396 f'lN A, /'I 
0299 214806 c 397 LXI H.ZCORD2 
029C BE 398 OF 
" 029D F2A802 c 399 JJ I'OlE37 
02AO 7E 400 fDJ A,l'f 
02A1 214006 c 401 LXI H.ZCOORD 
02A4 n 402 f'lN J'I,A 
02A5 C3AC02 c 403 ..tf rllR£34 
02A8 214006 c 404 lfJRE37: LXI H.Z~D 
o2AB n 405 f'lN J'I,A 
02AC C9 406 fOl£34: RET 
407 
408 
409 ; - = 
410 ; 
411 ; SUB:~ 
412 ; IESTROYS: A 
413 ; PMAPETERS: rE !POINTER TO /'IEJ'IORY LOCATION li£RE TO Srt:r£ ASCII 
414 ; VALLES>. 
415 ; RETURNS: ASCII It*UT Fm! USER IS PLACED IN BlfFER LOCATION 
416 ; IESCRIPTJCW: USER CAN CN..Y ENTER DIGITS 0 - 9 I ,_,I <RUB OUT), 
417 ; AND n£ VALUES WILL BE STORED IN I1EMORY WHERE THE DE 
418 ; PAIR IS POINTIMJ 
419 ; 
420 ; 
02AD CDOOOO E 421 (E~: CALL Cl ; GET CHAR 
0280 FE2D 422 CPI ,_, 
02B2 C2D502 c 423 ..tfZ l'llREOO 
02B5 EB 424 xcoo ; ST~ NEGATIVE SIGN 
02B6 n 425. f'lN /'I,A 
02B7 23 426 INX H 
02B8 EB 427 XCHG 
02B9 4F 428 f'lN C,A 
02BA CDOOOO E 429 CALL co 
02BD CD3203 c 430 rmE05: CALL (EDEC 
1 "'":t•=-
.:..'-' 
ISIS-II 8080/8085 MACRO ASSEMBLER, V4.1 I'()Dlll.E 
LOC OBJ LINE 50.m STATEI'!ENT 
02CO FE1F 431 CPI 7FH ; 0£0< FOR RUB em 
02C2 C2CE02 c 432 ..HZ 110RE02 
02CS OE1F 433 PtVI c.1FH 
02C7 CDOOOO E 434 Clti co ; BACK SPACE CHAR 
02CA lB 435 ocx D 
02CB ~2 c 436 ....., GETCCR 
02CE EB 437 ~E02: XCHG 
02CF n 438 1'()\1 I'!, A 
02DO 23 439 INX H 
02D1 EB 440 XCHG 
0202 C3E702 c 441 .w P!OREOl 
0205 FE30 442 ~00: CPI '0' 
02D7 FAAD02 c 443 
"' 
GET COO ; LESS THAN ASCII ' 0' 
02DA FE3A 444 CPI ': ... 
020C F2AD02 c 445 .P GET COR ; GREATER THAN ASCII '9 .. 
02IF EB 440 XCHG ; STCRE CHAR ~U1BER 
02EO n 447 1'()\1 I'!,A 
02E1 23 448 INX H 
02E2 EB 449 XCHG 
02E3 4F 450 1'()\1 C,A 
02E4 CDOOOO E 451 Clti co 
02E7 CD3203 c 452 l't)R£01: Clti (EDEC 
02EA FE1F 453 CPI 7FH ; CHEa< FOR RUB OUT 
02EC C:802 c 454 JNZ 110RE03 
02EF OE1F 455 PtVI c.1FH 
02f1 CDOOOO E 4Sb Clti co ; SEND BACK SPACE OW1 
02f4 19 457 ocx D 
02f5 C3BD02 c 458 ....., ~05 
02fS EB 459 I'IORE03: XCHG 
02f9 n 460 1'()\1 I'!, A 
02fA 23 461 INX H 
02fB EB 462 XCHG 
02fC CD3203 c 463 I'()R£09: CALL GETDEC 
02FF FE1F 464 CPI 7FH 
0301 C20003 c 465 ..HZ I'()Rf04 
0304 OElF 466 I'IVI c.tFH 
0306 CDOOOO E 467 CALL co ; SEND BACK SPACE DiAR 
0309 1B 468 ocx D 
030A C3E702 c 469 .IF P10RE01 
030D EB 470 I'IORE04: XCHG 
030£ n 471 I'IOV 11.A 
030F 23 472 INX H 
0310 EB 473 xoo 
0311 CDOOOO E 474 I'IORE10: CALL CI 
0314 FE1F 475 CPI 7FH 
0316 C22203 c 476 JNZ I'IOR£08 ; O£CK FOR RUB OUT 
0319 OElF 4n I'IVI c.1FH 
031B CDOOOO E 478 CALL co 
1 "":• •=' .... .. 
ISIS-II SOS0/8085 I'!ACRO ASS£l1BLER, V4.1 I'I)DI.JI..E 
-
LOC OBJ LH£ SWlCE STATE11ENT 
031E 18 479 ocx D 
031F c:FC02 c 4SO ..IP I'I)R£09 
0322 FEOD 481 PmEOS: CPI CR ; CI£CI< FOR CARRIAGE ~N 
0324 C21103 c 482 ..wz 11lRE10 
0327 OEOA 483 I'IVI C,LF 
0329 CDOOOO E 484 CALL co ; PERF!R1 LINE FEED 
032C OEOD 485 I'IVI c.CR 
032E CDOOOO E 486 CALL co ; PERFORM CARRIAGE RETURN 




491 SliB: G£'IT£C 
492 DESTROYS: A,B,C 
493 PARAI'IETERS: tO£ 
494 RET'tJlHS: ASCII rumER CF CHARS. o-9 ffi <RUB OUD 
495 IESCRIPTI~: READS A CHAR Fm1 THE KEYBOARD, [£TERI'IINES IF THAT 
496 OM IS BE"nEEN n£ ASCI I VALUES OF 0 TO 9 OR THAT OF . 
497 , A RUB ruT OfAR, EOllS THE CHAR, AND RETURNS THAT VALLIE 
498; IN THE ACCtJIJLATffi. 
499 ; 
SOO;= 
0332 CDOOOO E 501 GETDEC: CALL . CI 
0335 FE7F 502 CPI 7FH 
0337 cs 503 RZ ; O£CI< IF <RUB OUT) 
0338 FE30 504 CPI '0' 
033A FA3203 c 505 ..tl GETDEC ; O£CI< IF LESS THAN ASCII OF 0 
033D FE3A 506 CPI ,., . 
033= F23203 c 507 ~ IEI£C ; O£CI< IF GREATER THAN ASCII CF 9 
0342 47 SOB I'I)V B. A > 
0343 4F 509 I(N C,A 
0344 CDOOOO E 510 CALL co ; EOO CHAR 
0347 78 511 I'I)V A,B 
0348 C9 512 RET 
513 
514 ;========== === 
515 ; 
516 ; SUB: TOBIN 
517 ; IESTROYS: ~t£ 
518 ; PARPIETERS: A <fO.DS ASCII VALLES CF CHARACTER> 
519 ; RETt.RNS: A <RETURNS TRl£ BINARY VALLE CF ASCII OlARl 
520 ; IESCRIPTI~: Ctffv'ERTS THE ASCII VALUE CF THE HEX OR DEC!11AL CHAFf 
521 ; Fo.MI IN THE ACCUIU.ATOR, TO ITS TRI.IE BINARY VALUE. 
522 ; 
523:= 
0349 FE3A 524 TOBIN: CPI 
0348 FAS003 C 525 ..tl IGE11 ; O£CK IF ASCII IS IN THE SET [0, 93 
034ED607 526 SUI 07H ; Pft.lST BE HI Tl£ SET [A,FJ 
1 ;:::o 





























Lit£ SOORCE STAID£NT 
527 l'mE11: SUI 
S2S RET 
529 
30H ; SUBTRACT OUT 30 I£X 
~;============================================= 
531 ; 
532 ; SUB: ADDTO 
533 ; IESTROYS: B 
534 ; PARAMETERS: A: CONTAINS THE VALLIE TO SE ADDED TO COlMER 
S3S ; IE: CCHTAINS THE POINTER TO COlMER 1".810RY 
536 ; ~: ACCI.J'UATED VALL{ Cf' COUNTER IN DE PAIR 
537 ; rESCRIPTION: ADDS n£ VALLE IF n£ AC0..1111.l.ATffi TO 1l£ EXISTING 
538 ; VALLE IN n£ l'£l'IORY LOCATI~ POINTED TO BY L'E. 
539 ; 
~;==================== 
541 ADDTO: ti)\J B,A 
542 xoo 
543 ti)\J A, !'I 
544 ADD B ; COI'IBit£ BOTH T~ 






~1 ; SUB: COI'fBIN 
~2 ; IESTROYS: 
553 ; PARAI'ETERS: IE: POINTER TO 1£11 LOCATION Cf' a:::urrER 
554 ; tt.: POINTER TO EMil OF COORD BlfFER 
~ ; RETURNS: ACCUIUATED VALLE Cf' DIGITS FOUND IN BlfFER 
556 ; rESCRIPTION: TAKES n£ ASCII VALl£S FOOND UJ THE u=FER 01..) 
557 ; CONVERTS Tl£ DIGITS, CORRESPONDING TO Ot£S, TENS, ffi 
558 ; H.JNmEDS, AND ADDS THEM ALL TC«THER IN n£ I'E."' 
~9 ; LOCATION HE>. 
560; 
561 ; 
562 CtJ1BIN: XOiG 
563 I'IVI l'f, OOH ; CLEAR OOT COUNTER 
564 xcoo 
565 I'()V A,l'l ; LOAD IJ£S DIGIT 
566 ocx H 
567 CALL TOBIN ; CONVERT TO TRLIE BIN VALUE 
568 CALL ADDTO ; ADD TO COONTER 
569 ltlV A,l'l ; LOAD TENS DIGIT 
570 DCX H 
571 CALL TOBIN 
572 CPI OOH 
573 JZ lfJR£12 ; CHECK IF TENS IS ZERO 




ISIS-II 9090/8085 HACRO ASSEJ'IBl..ER, V4.1 lt)OlJLE 
LOC OBJ LINE SWlCE STAIDIENT 
0373 CDS303 c 575 t10RE12: CALL ADD TO 
fm6 7E 576 lfJV Aol'1 ; LOAD ~DS DIGIT .... '.:. 
om 2B 577 ocx H 
fm8 CD4903 c 578 CALL TOBIN 
037B FEOO 579 CPI OOH 
rmD CA8303 c 500 JZ tulE13 ; O£CK IF too~s IS ZERO 
0380 CDD703 c 581 CALL lt.IUOO ; IF t«lT THEN l'll.TIPLY DIGIT BY 100 
0383 CDS303 c S82 l'llRE13: CALL ADD TO 
038b 7E 583 PmE 40: lt)V A,l'1 ; LOAD POSSIBLE ~-' OR '•' 
0387 2B 584 ocx H 
roes FE2D 585 CPI ~-' 
03SA C29603 c 586 .Ia PmE16 ; 0£0< IF ~GATIVE SIC~ 
0380 EB 587 xcoo 
03SE 7E 588 lt)V A,l'1 ; LOAD crumR 
038F F608 589 ~I 08H ; ADD SIGN BIT ASSlJ1E COONTER IS 4 BITS 
0391 n 590 lt)V l'f,A 
0392 EB 591 xcoo 
om C3S603 c 592 ..w lt1RE40 
0396 FE2C 593 I'(IR£16: CPI ~ ~ I 
0398 CAA403 c 594 JZ PmE18 ; O£CK IF rotiA 
0398 211006 c 595 UI H,l'£517 
039E CDAFOO c 596 CALL PRINT ; •ERROR IN COORDINATES• 
03A1 C39BOO c 597 .IF BYEBYE 





602; SUB: I'U.T10 
603; IESTROYS: 
604 ; PARAI£TERS: A: CONTAINS n£ VALUE THAT IS Mlt.TIPLIED BY 10 
605; RETI..~NS: A: CONTAINS THE FINAL Ml.IL TIPLIED M..INBER 
606; IESCRIPTIC:W: l'lll. TIPLIES THE VALUE FctND IN n£ A REG. BY THE SHIFT 
607; AND ADD I£THOD, AND REMNS n£ FINAL Vfi.LIE BACK INTO 
608 ; A. 
609 ; 
610 ; 
03AS OEOA 611 rn no: ltV I c.OAH ; LOAD 10 INTO C .. ,_ 
03A7 47 612 1'1)\1 B. A 
03A8 37 613 STC 
03A9 ~ 614 (X ; ClEAR ruT CARRY BIT _..,.. -4,.· .. 
03AA :EOO 615 ltV I A,OOH ; ClEAR ruT ACru£. ~-~ ~ -<1\. ,.~ ... 'N,. j ~4 . ....... ... .... 
03AC CDCb03 c 616 CALL I'U.T 
03AF C0C603 c 617 . CALL !tiLT 
03B2 CDC603 c 618 CALL l'l.lT 
0385 COC603 c 619 CALL ltlLT 
03B8 C0C603 c 620 CALL 1'1Ul.T 
0388 COC603 c 621 CALL lt.ILT 
03BE C0C603 c 622 CALL ltl.T 
1--:· --:· 
-·· 
ISIS-II 8080/8085 I'IACRO ASSEMBLER, V4.1 I'IODLtE 
LOC OBJ Lit£ SOlflCE STATEI'£NT 
03C1 CDC603 c 623 CALL l'lJl. T 
03C4 78 624 trlV A.B 
03CS C9 625 RET 
626 ; .,...,_N,.M 
··------------------,.--------------------........... ,., ....... ,. .. 
03Cb IF 627 I'M..T: RAR ; ROTATE n£ ACCUI'1E 
03C7 328300 c 628 STA TEI'FI ; IDf' STOOE ACCUI'IE 
03CA 7S 629 lt)V A,B 
03CB IF 630 RAR ; ROTATE IN OLD C AND OUT NEW C 
03CC 47 631 lt)V B,A . 
03CD D2Il603 c 632 ...N: I'KlR£15 ; 0£0< IF CAARY IS SET 
0300 37 b33 STC 
03DI ~ 634 oc ; CLEAR em CARRY BIT 
03D2 3A8306 c 635 LDA TEI'fll 
03[)5 81 636 ADD c ; ADD Vrt.LE Cf C 





042; SUB: I'll. I 00 
643: IESTROYS: B,C,TEI'FI 
644 ; PARAI'£TERS : A: M.II'IBER THAT IS TO BE I'!UL TIPliED BY 100 
645; RErulNS: A: FINAL tUmER MULTIPliED BY 100 
b46 ; ~SCRIPTION: n£ tU1BER FCUID IN Tl£ ACOJI'IllATOO IHLL BE l'llll TIP!.. IED 
647: BY 100 USI~KJ n£ SHIFT AtiD ADD I'ETHOO. THIS WILL 
648; ASSlJ£ <K. Y POSITIVE MJt1BERS WITHOUT OVER FLOW. 
649; 
650 ; 
0307 47 651 I'M.. I 00: I'IOV B,A ; PUT tu!BER INTO B 
03D8 OE64 652 I'IVI C,64H ; LOAD 100 INTO C 
03DA 3EOO 653 I'IVI A,OOH ; CLEAR em ACru1LlATOR 
030C 37 654 STC 
0300 ~ 655 01: ; CLEAR CARRY BIT 
0~ C0C603 c 656 CAU. IU.T 
03El COC603 c 657 CALL IU.T 
03E4 CDC603 c 658 CALL l'lJl. T 
03E1 COC603 c 659 CALL IU.T 
03EA COCb03 c 660 CAU. l'llJL T 
03ED CDC603 c 601 CALL IU.T 
0~0 COCb03 c 662 CALL I'M..T 
03='3 CDC603 c 603 CALL rt.ILT 
0~6 78 604 lt)V A.B ; RETURN VALLE IN A 
0~ C9 665 RET 
666 
607 
bOB :- ====---=== 
609; 
670 ; SUB: IVJ£X 
1.-.. -. 
..:1 ·.:· 




























LINE SOCIRC! STAID1ENT 
671 ; I:ESTROYS: B,A,C 
6n; PARAI'IETERS: r«lNE 
673 ; ~= B C !H: BYTE REPRESENTATION CF USER I~ l 








675 ; RETURNS A SINGLE BYTE VALUE IN "HEXBUF". 
676 ; 
6n; 
678 Grn£x: c;u CI 
679 CPI 7FH 
680 RZ 
681 CPI '0' 
b82 Jl'l Grn£X ; O£CI< IF LESS THAN ASCII 0 
b83 CPI .I: I 
b84 Jl I'IORE06 ; O£CI< IF GREATER THAN ASCI I 9 
685 JI'IP ti!RE07 
686 ~06: CPI 'A' ; O£CI< IF LESS THAPI ASCI I A 
6S7 .JI GETHEX 
688 CPI 'G' 
689 Jl tEHEX 
6 90 I'KlRE 07: l'tOV 8,A 
691 l'tOV c.A 
692 CALL co ; ECOO CHAR 





698 ; SUB: ctRCBS 
699 ; I:ESTROYS: .._: fQ.DS POINTER TO C~TROL BYTES 
700 ; B: IO.D COONTER FOR 16 BYTES 
701 ; A: FOR COI'IPARISONS 
702 ; PARAI'IETERS: ~ 
703; ~= roE 
704 ; rESCRIPTION: CLEARS ruT THE CONTRa. BYTES 
705 ; 
700 ; ============--====: 
707 CLRCBS: l'tVI B.OFH ; LOAD COUNTER OF 16 
C 708 LXI H.CNTRLl 
709 MORE19: l'tVI 11 I OOH ; CLEM CCWTROL BYTE 
710 INX H ; INCREJ'IENT POINTER 
711 OCR B 
712 l'tOV A,B 
713 CPI OOH 































0440 CDOOOO E 
0450 (L"l() 
0452 CDOOOO E 
0455 C9 





















SUB: DISPI.. Y 
~STROYS: A: CCfiPUTES ASCII EQUIVAI...£NT I£X VALUE 
c: OOTPUT REG FOR ECHO TO SCRE81 
PAfWETERS: li.: POINTS TO I'£H LOCATION TO BE DISPLAYED 
REl'tRIS: t«lNE 
n4; ££SCRIPTION: DISPlAYS ON n£ SCREEN Tl£ cemENTS POINTED TO BY 
715; TJ£ li. PAIR, THE 1£XADECII'IAL VALUE. 
726 ; 
n1 ;=-------
-- -- - -
-





733 ~~ OfH ; MASK ruT UPPER NIBBLE 
734 CPI OAH ; DiECK IF LESS TH~ 10 
735 ..tl l'mE20 
730 ADI 07H 
137 l'llRE20: ADI 30H 
738 l'(lV C,A 
7~ CALL co 
740 l'fN A, I'! 
741 ANI OFH 
742 CPI OAH 
743 ..tl I'IORE21 
744 ADI 07H 
745 I'!ORE21: ADI 30H 
746 1'1)\J c. A 
747 CALL co 
748 rtVI c. I I 




753 ow EST AT ;POINTER TO STAniS 
754 ESTAT: DS 2 ISTATI.IS Flail 
755 t£S1: DB 'IEI..cor£ TO THE lm ~!CATION LINK' ,LF,CR 
ISIS-II 9080/SOSS I'IACRO ASSEI'IBLER1 V4.1 l'(lDf..lE 
LOC OBJ Lit£ S{)tJRCE STATOOJT 

















































ISIS-II 8080/8085 I'1ACRO ASSEHBLER, V4.1 PtJIU.£ 
LOC OBJ Lit£ SOORCE STATEHENT 
0517 OD 







052B 28432948 763 1£59: DB '!ClHECK NODE ROUTINE',LF,CR 
052F 45434B20 

















056A 4E4F4445 765 I'ESlt: DB 'NOI(S eott£CTED TO THE PROCESSOR' ,Lf,CR 
05bE 5320434F 




















ISIS-II 0000/8005 MACRO A..CSEMBLER, V4.1 l'lJDUL.E 




OSB4 454E5445 768 I£S14: DB 
OSB8 522lf..A20 











































n1 1'£517: DB 
n2 ECOOC: DB 
n3 EOOO: DB 
'ENTER Z COORDINATE' ,Lf,CR 
'ENTER THE COOODINATES (X,Y,ZJ !F THE On£R',Lf,C.R 
'r«lDE ~ Tl£ On£R SIDE !F 1l£ PROCESSOR' ,Lf,CR 
'ERROR IN CCOIDINATES', LF, CR 
'C' ,Lf,CR 
'D' ,Lf,CR 
1 "'j•=· -..J•-• 
ISIS-II 8080/8085 I'1ACRO ASSE/1BLER, V4.1 l'llDllE 
LOC OBJ Lit£ SCUlCE STATEI1ENT 
0639 45 n4 EOOE: DB 'E',LF,CR 
063A OA 
0638 OD 
063C 4C ns ECHOC.: DB 'L' ,Lf,CR 
063D OA 
063E OD 
06:F 53 no Ecms: DB 'S' .LF,CR 
0640 OA 
0641 OD 
0642 51 m ECHOO: DB 'Q' ,Lf,CR 
0643 OA 
0644 OD 
0645 ns ZCORDI: DS 1 ; TEI'P ST~AGE F~ Z COONTER CF COORD! 
0646 n9 YCORDl: DS 1 ; IDIP STORAGE FOR V COltHER CF C()('JW1 
0647 780 XCCfm1: DS 1 ; TEI'P STORAGE FOR X COUNTER CF COORD! 
0648 781 Zrom2: DS 1 ; TEJ1P STOOA~ FOR Z COUNTER CF COORD2 
0649 782 vrom2: DS 1 ; TEI'P STORAGE FOR Y COlMER CF COORD2 
064A 783 XCOOD2: DS 1 ; TeiP STORAGE FOR X COONTER OF COORD2 
064B 784 XCOORD: DS 1 ; STORAGE LOCATION F~ X COt.MER 
064C 785 Y~D: DS 1 ; STOOAGE LOCATION FOR Y COONTER 
0640 786 ZCOORD: DS 1 ; STORAGE LOCATION FOR Z COUNTER 
064E 787 ENIPTt: DS 2 ; TaP STORAGE FOO POINTER TO END OF COORD! 
0650 788 ENlPT2: DS 2 ; TEJ1P STOOAGE FOR POINTER TO END OF COORD2 
0652 789 CNTRL 1: DS 1 ; CONTROl: BYTE 11 
0653 790 CNTRL2: DS 1 ; CONTROL BYTE 12 
0654 791 CNTRL3: DS 1 ; CQNTR(l. BYTE 13 
0655 792 CNTRI.. 4: DS 1 ; CONTROL BYTE 14 
0656 793 CNTRLS: DS 1 ; m.TRtl. BYTE IS 
0657 794 CNTRLo: DS 1 ; CONTROl BYTE 16 
0658 795 CNTRL7: DS 1 ; CONTROL BYTE 17 
0659 796 CHTRlS: DS 1 ; CONTRCt. BYTE 18 
065A 797 CNTRL9: DS 1 ; CONTROL BYTE 19 
06SB 798 CNTRlO: DS 1 ; CONTROL BYTE 110 
065C 799 CNTRU: DS 1 ; CONTROL BYTE Ill 
065D BOO CNTRt2: DS 1 ; CONTROL BYTE 112 
~ 801 CNTR13: DS 1 ; CONTROL BYTE 113 
06SF 802 CNTR14: DS 1 ; COHTRCl BYTE 114 
0660 803 CNTRlS: DS 1 ; a:MRCP.. BYTE 11 S 
0661 804 CNTR16: OS 1 ; CONTRCl BYTE 11 b 
0662 80S COOW1: DS 16 ; BUFFER FOR COOOD I NATE SET 1 
0672 806 COORD2: DS 16 ; BLfFER FOR COORDINATE SET 2 
0682 807 roiDIF: DS 1 ; I(U)S THE COORD THAT IS DIFFERENT 
0683 S08 TEI'P1: DS 1 ; TEMP STOOAGE FOR I'M. TIPLICATION 
0684 809 aJFFER: DS 2048 
OES4 810 STKTOP: DS 200 ;STACK TOP POINTER 
0000 c Sll END INIT 
139 
ISIS-II 8080/8085 ~ASSEMBLER, V4.1 l{lruLf 
LOC OSJ LUE SOORCE STATEMENT 
PUBLIC SYI'm.S 
EXlmiAL SYI1BCLS 
CI E 0000 co E 0000 ISIS E 0000 UI E 0000 00 E 0000 LIPPS E 0000 
USER SYt!B(lS 
ADDTO C 0353 lliFFER C 0684 BYEBYE C 0098 CHECK C OlBF 0£0-'N c 0060 CI E 0000 CLOSE A 0001 
a.RCBS C 041C CNTR10 C 0658 CNTR11 C 065C CNTR12 C 0650 CNTR13 C 065E CNTR14 C 065F CHTR1S C 0660 
CNTR16 C 0661 CNTRI..1 c 0652 CNTRL2 c 0653 CNTRL3 C 0654 CNTRl. 4 C 06SS CNTRLS C Ob56 CNTRI..6 c 0057 
CNTRL7 C 0658 CNTRLS C 0659 CHTRL9 C 06SA co E 0000 COI'IANO C OOOF C0/'18 HI C O~A COORD! C 0662 
COORD2 c 0672 COROIF C 0682 CR A OOOD OIAG A 0004 DIAGNO C 0069 DIS?l Y C 042C EBLK c 0456 
EOO: C 0633 EO«lO C 0636 Eaa C 0639 ECIU. C 06X EO«JQ C 0642 ~CHOS C OtN"f' ENDPTl C 064£ 
EHIPT2 C 0650 ESTAT C 0458 EXEC A 0003 EXECUT C OOSO EXIT A 0009 GETC~ C 02AO GETDEC C 0332 
(EHEX C 03F8 INIT c 0000 INTERP C OOC 1 INTR A eooo ISIS E 0000 LF A OOOA LOAD A 0002 
LOADUI C 0089 1£51 C 04SA 1£510 c 0541 11ES11 C 056A P1ES 12 C OSSC I'IES13 C 05M 1'£5 14 c 0584 
1£515 c 05C8 1£516 c 05F4 I£S17 c 0610 1£52 c 0482 I'ES3 c 0497 I'IES4 c 04AE MESS C 04CB 
1£56 C 04EE 1£57 c 0510 MESS c 0518 I'£ 59 c 0529 I'(JRE c 0039 MOREOO C 0205 I'IOREOl C 02E7 
rmE02 c 02CE IIJRE03 c 02F8 ~04 c 0300 I{IR£05 C 02BD I'IOR£06 c 0408 1'10RE07 c 0415 110RE08 C 0322 
rmE09 C 02FC f'IJRE10 C 0311 10£11 c 0..150 ltlRE12 c 0373 l'tCM 13 c 0383 I'IORE 15 c 0306 I'IORE16 C 0396 
rmE1S C 03A4 I«JRE19 c 0421 tmE20 c 043A lllRE21 c 044A tm£22 C 01F2 I'IORL."J C 01E4 1'10RE24 C 0108 
POL"S C 01F6 l'liR£26 C 021E tm27 c 0210 I{IR£28 c 0222 l'llRE29 C 024A 1'10RE30 C 023C ltJRE31 C 024E 
l'mE32 c 0271 l'llRE33 c 026A I'(JRE34 C 02AC PmE3S C 0290 I'IORE36 C 0289 1'10RE37 C 02A8 I'()RE40 C 0386 
ltl100 C 0307 ltlT C03C6 l'lll T1 0 C 03AS CfEN A 0000 PRINT C OOAF PROCES C OOCS PROI'PT C OOBB 
READ A 0003 RSET A 4000 STKTCP C OE84 ST~ A 0001 STOROU C 0092 TEl1Pl C 0633 TOBIN C 0349 
UI E 0000 00 E 0000 lfPS E 0000 !.RITE A 0004 XCOORD C 0648 XCORDl C 0647 XCORD2 C 064A 
YC(XR) c 064C YCORDl C 0646 YCORD2 c 0649 zcoooo c 0640 ZCOR01 C 0645 ZCORD2 C 0648 
ASSEI'1BL y Wfl.ETE I N3 ERROOS 
140 
